



AN5141

Application note

Results of FMEA on STM32F4 Series microcontrollers

Introduction

This document reports the results the Failure Mode Effect Analysis (FMEA) carried out on microcontrollers of the STM32F4 Series, in compliance with the IEC61508 safety standard.

This document is released to provide, in full detail, the STM32F4 failure modes and the related countermeasures to be implemented for correct failure mitigation.

STM32F4 Safety safety manual (UM1840), available on www.st.com, is the reference document, describing in detail the safety concepts.

This document is written in compliance with the IEC 61508 international norm for functional safety of electrical/electronic/programmable electronic safety-related systems. The version used as reference is IEC 61508-1/7:2010.

[Section 2](#) provides basic explanations on the document structure, and [Table 2](#) reports the actual FMEA results.

Contents

1	Terms and abbreviations	4
2	FMEA results	5
3	Revision history	80

ST Restricted

List of tables

Table 1.	Terms and abbreviations	4
Table 2.	FMEA results - STM32F4 Series	6
Table 3.	Document revision history	80

ST Restricted

1 Terms and abbreviations

Table 1. Terms and abbreviations

Acronym	Definition
CCF	Common cause failure
CM	Continuous mode
COTS	Commercial off-the-shelf
CoU	Conditions of use
CPU	Central processing unit
DC	Diagnostic coverage
DTI	Diagnostic test interval
EUC	Equipment under control
FIT	Failure in time
FMEA	Failure mode effect analysis
FMEDA	Failure mode effect diagnostic analysis
HD	High demand
HFT	Hardware fault tolerance
HW	Hardware
ITRS	International technology roadmap for semiconductors
LD	Low demand
MCU	Microcontroller unit
PFH	Probability of failure per hour
PST	Process safety time
SFF	Safe failure fraction
SIL	Safety integrity level

Notations and acronyms used, if not reported in [Table 1](#), are compliant with the functional documentation released for the STM32F4 Series, available on www.st.com.

2 FMEA results

Microcontrollers of the STM32F4 Series are based on an Arm^{®(a)} core. The FMEA for these devices is carried out according to ST methodology guidelines for the application of IEC61508 safety standard to microelectronics devices. Detailed information on such methodology is maintained in STM32F4 Safety case as part of List of evidences (refer to UM1840 for details).

The results are detailed in [Table 2](#), where

- Failure mode code: is the unique code identifying the failure mode
- Module: indicates the MCU basic function/module where the failure mode belongs
- Submodule: is an additional localization field, used when the FMEA is applied to submodules of the basic functions.
- Potential failure mode
 - Detailed: is the description of the failure mode
 - IEC 61508: provides links between the specific failure mode and general categories as defined in IEC61508-2, Table A.1
- Potential effect(s) on MCU: reports the effect of specified failure mode visible at application level
- Fault model (FM): can be either permanent (P) or transient (T)
- Control: details the mitigation measures^(b) available on the MCU hardware
 - Prevention: measures aimed at avoiding the occurrence of malfunctions (e.g. lock mechanisms preventing the access to some programmable registers)
 - Detection: safety mechanisms/measures aimed at detecting and/or correcting hardware malfunctions (e.g. SRAM parity)
- Recommended action(s): lists additional safety mechanisms/measures^(b) to be added to achieve the correct mitigation of specified failure mode.

Warning: Microcontrollers of the STM32F4 Series feature different combinations of peripherals (for instance, some of them are not equipped with the USB peripheral). To avoid generating useless information, this document addresses the overall possible peripherals available in the targeted products. End-users must select the peripherals available on their devices, and ignore the FMEA lines related to peripherals/functions not available in their selected MCUs.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

b. Acronyms used for safety mechanisms specified here are the same of UM1840. Note that when the mitigation of the failure mode is achieved only with the contribution of a Condition/Assumption of Use, then this field will report its description.

Table 2. FMEA results - STM32F4 Series

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	CORE/ALU	CPU_FM_001	Wrong arithmetic data computation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data computation	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_002				T	-	-	CPU_SM_2: Double computation in application software
		CPU_FM_003	Wrong jump address computation		Wrong application software flow	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_004				T	-	-	CPU_SM_1: Control flow monitoring in application software
	CORE/CTL	CPU_FM_005	Wrong instruction decode and/or execution	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software flow	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_006			Wrong application data computation	T	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_2: Double computation in application software
		CPU_FM_007	Wrong data load/store from/to volatile memory		Wrong application software flow				P
		CPU_FM_008			Wrong application data computation	T	-	-	RAM_SM_3: Information redundancy for system variables in application software RAM_SM_2: Stack hardening for application software
		CPU_FM_009	Wrong instruction fetch from Flash memory (within application software area)		Wrong application software flow	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_010				T	-		CPU_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	CORE/CTL	CPU_FM_011	Wrong instruction fetch from Flash memory (outside the used area)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software flow	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_012				T	-		CPU_SM_1: Control flow monitoring in application software FLASH_SM_6: Flash unused area filling code
		CPU_FM_013	Wrong data fetch from Flash memory	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data computation	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_014				T	-	-	FLASH_SM_4: Static data encapsulation
		CPU_FM_015	Unintended entry in Low Power mode	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No application software execution	P	-	-	CPU_SM_5: External watchdog
		CPU_FM_016				T	-	-	
		CPU_FM_017	Missed entry in Low Power mode	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software flow (no low power mode transition)	P	-	-	CPU_SM_1: Control flow monitoring in application software CoU_3: Low power mode state must not be used in safety function(s) implementation
		CPU_FM_018				T	-	-	
	CORE/GPR	CPU_FM_019	Wrong value in general purpose register(s) bit(s)	CPU registers, RAM: DC fault model for data and addresses	Wrong application software flow	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_020		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_2: Double computation in application software
	CORE/MUL	CPU_FM_021	Wrong data computation in multiplication operation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data computation	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_022				T	-	-	CPU_SM_2: Double computation in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	CORE/GPR	CPU_FM_023	Wrong program counter value (within application software area)	CPU registers, RAM: DC fault model for data and addresses	Wrong application software flow	P	-	-	CPU_SM_1: Control flow monitoring in application software
		CPU_FM_024	Wrong program counter value (outside program used area)			P	-	-	FLASH_SM_6: Flash memory unused area filling code CPU_SM_3: Arm® Cortex® M4 HardFault exceptions
		CPU_FM_025	Program counter frozen		P	-	-	CPU_SM_5: External watchdog	
		CPU_FM_026	Wrong program counter value (within application software area)	CPU registers, RAM: change of information caused by soft-errors	Wrong application software flow	T	-	-	CPU_SM_1: Control flow monitoring in application software
		CPU_FM_027	Wrong program counter value (outside program used area)			T	-	-	FLASH_SM_6: Flash memory unused area filling code CPU_SM_3: Arm® Cortex® M4 HardFault exceptions
		CPU_FM_028	Wrong or frozen stack pointer or link register value(s)	CPU registers, RAM: DC fault model for data and addresses	Wrong application software flow	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_029	Wrong stack pointer or link register value(s)	CPU registers, RAM: change of information caused by soft-errors	Wrong application data computation	T	-		CPU_SM_4: Stack hardening for application software CPU_SM_1: Control flow monitoring in application software
	CORE/PFU	CPU_FM_030	Wrong pipeline operation on data and/or on instruction code	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software flow	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_031			Wrong application data computation	T	-		CPU_SM_1: Control flow monitoring in application software CPU_SM_2: Double computation in application software
		CPU_FM_032	Missed pipeline operation		Application software executed at reduced speed	P	-	-	CPU_SM_5: External watchdog
		CPU_FM_033			Single instruction executed at reduced speed	T	-	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)	
			Detailed	IEC 61508			Prevention	Detection		
Cortex M4	CORE/PSR	CPU _FM_034	Wrong value in APSR flags (condition flags)	CPU registers, RAM: DC fault model for data and addresses	Wrong application data computation	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core	
		CPU _FM_035		CPU registers, RAM: change of information caused by soft-errors	Wrong branch decision leading to wrong application software flow	T	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_2: Double computation in application software	
		CPU _FM_036	Wrong value of IPSR flags (interrupt priority)	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing exception execution	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software	
		CPU _FM_037		CPU registers, RAM: change of information caused by soft-errors		T	-	-		
		CPU _FM_038	Wrong value in EPSR flags	CPU registers, RAM: DC fault model for data and addresses	Fault exception raise so application program stopped	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	-	
		CPU _FM_039		CPU registers, RAM: change of information caused by soft-errors		T	-	-		
	CORE/FPU	CPU _FM_040	Wrong floating point computation	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong application data computation	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core	
		CPU _FM_041				T	-		CPU_SM_2: Double computation in application software	
		CPU _FM_042	Unintended FPU exception raise		Unintended error reporting	P	-		NVIC_SM_1: Expected and unexpected interrupt check by application software CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level	
		CPU _FM_043				T	-			
		CPU _FM_044	Wrong value in FPU register(s) bit(s)		CPU registers, RAM: DC fault model for data and addresses	Wrong application data computation	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU _FM_045			CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_2: Double computation in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	NVIC/MAIN	CPU _FM_046	No interrupt processing	Interrupt: no or continuous interrupt	Wrong/missing input data for application software	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		CPU _FM_047			Wrong application software flow	T	-	-	
		CPU _FM_048	Continuous interrupt execution (babbling interrupt)		Application software executed at reduced speed	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software CPU_SM_5: External watchdog
	NVIC/MAIN +REGS	CPU _FM_049	Wrong interrupt priority processing	Interrupt: cross-over of interrupts	Wrong/missing input data for application software Wrong application software flow	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		CPU _FM_050				T	-	-	
		CPU _FM_051	Execution of a wrong interrupt/exception handler			P	-	-	
		CPU _FM_052				T	-	-	
		CPU _FM_053	Wrong values in NVIC jump table	CPU registers, RAM: DC fault model for data and addresses		P	-	-	NVIC_SM_0: Periodical read-back of configuration registers NVIC_SM_1: Expected and unexpected interrupt check by application software
		CPU _FM_054		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	CORE/MPU	CPU_FM_055	Wrong value in MPU configuration register(s) bit(s)	CPU registers, RAM: DC fault model for data and addresses	MPU misconfiguration leading to unintended memory access violation report	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_056		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		CPU_FM_057		CPU registers, RAM: DC fault model for data and addresses		P	-	-	
		CPU_FM_058		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		CPU_FM_059	Wrong MPU controls leading to unintended memory access violation reporting	CPU coding and execution including flag registers: Wrong coding or wrong execution	Unintended error reporting	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		CPU_FM_060				T	-	-	
		CPU_FM_061			Missing software access error detection	P	-	-	
		CPU_FM_062				T	-	-	
	SYSTICK	CPU_FM_063	Wrong configuration register values	CPU registers, RAM: DC fault model for data and addresses	Application software timing perturbation	P	-	-	CPU_SM_1: Control flow monitoring in application software
		CPU_FM_064		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		CPU_FM_065	No counting	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	OS scheduling feature malfunction	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CPU_FM_066	Too fast or too slow counting			P	-	-	
		CPU_FM_067	No clock gating feature when required	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Increase of CPU power consumption	P	-	-	VSUP_SM_3: Internal temperature sensor check
		CPU_FM_068	Unintended gating of clocks		Partial or total loss of CPU functionalities	P	-	-	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core CPU_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Cortex M4	BUS INTERFACE	CPU_FM_069	Wrong data and/or addresses in read/write access to an AHB connected slave	Data communication: transmission errors	Execution of illegal instructions	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core CPU_SM_5: External watchdog
		CPU_FM_070			Wrong application software execution and flow Wrong application data	T	-		CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CPU_FM_071	Wrong data and/or addresses in read/write access to system RAM		Wrong application software execution and flow Wrong application data	P	-	-	RAM_SM_0: Periodical software test for SRAM
		CPU_FM_072				T	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_2: Double computation in application software
		CPU_FM_073	Wrong data and/or addresses in read/write access to system Flash	Data communication: transmission errors	Wrong application software execution or flow	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	CPU_SM_0: Periodical software test addressing permanent faults in Arm® Cortex® M4 CPU core
		CPU_FM_074				T	-		CPU_SM_1: Control flow monitoring in application software
		CPU_FM_075	Wrong data and/or addresses in read/write access to system peripheral		Application data corruption	P	-	-	BUS_SM_0: Periodical software test for interconnections
		CPU_FM_076				T	-	-	BUS_SM_1: Information redundancy in intra-chip data exchanges
		CPU_FM_077	Inability to access to AHB connected slaves due to arbitration failure	Bus: No or continuous arbitration	No application software execution No access to application data Missing application data	P	-	-	CPU_SM_5: External watchdog CPU_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)	
			Detailed	IEC 61508			Prevention	Detection		
Cortex M4	DEBUG (ETM/TPIU/ITM /DWT/FPB)	CPU _FM_078	Wrong functionality of breakpoint and/or watch point function(s)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No debug feature available	P	-	-	CoU_2: STM32F4 debug features must not be used in safety function(s) implementation	
		CPU _FM_079	Unintended activation of breakpoint unit		Wrong application software execution or flow	P	-	-	CPU_SM_5: External watchdog CPU_SM_1: Control flow monitoring in application software	
		CPU _FM_080				T	-	-		
		CPU _FM_081	Unintended activation of debugger interface toward CM4 Bus Interface			No execution of software application	P	-		-
		CPU _FM_082					T	-		-
	WIC	CPU _FM_083	Missing CPU wake-up from suspended mode		No CPU wake-up therefore no application software execution	P	CoU_3: Low power mode state must not be used in safety function(s) implementation	-	CPU_SM_5: External watchdog	
		CPU _FM_084				T		-		
	DAP/JTAG	CPU _FM_085	Wrong functionality of Debug Access Port		No debug feature available	P	-	-	CoU_2: STM32F4 debug features must not be used in safety function(s) implementation	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FLASH	FLASH MACRO	FLASH_FM_001	Single/multiple bit wrong value(s) in main memory block (bit corruption)	Invariable memory: DC fault model for data and addresses	Wrong application software execution	P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_002	Single/multiple bit wrong value(s) in information block/BIF (bit corruption)		Wrong application data	P	FLASH_SM_3: Option byte write protection	-	CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_003	Single/multiple bit wrong value(s) in information block/SIF (bit corruption)		Diagnostics (RAM parity, sw watchdog) disable	P	-	-	SYSCFG_SM_0: Periodical read-back of configuration registers
	ITF/FPEC	FLASH_FM_004	Unintended Flash memory page erase in main memory block	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No application software execution	P	-	FLASH_SM_2: Arm® Cortex® M4 HardFault exceptions	CPU_SM_5: External watchdog FLASH_SM_1: Control flow monitoring in application software
		FLASH_FM_005	Unintended Flash memory page erase in big information block		Wrong application software flow	P	FLASH_SM_3: Option byte write protection	-	CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_006	Missed Flash memory page Erase in main memory block		Wrong MCU settings for HC clock	P	-	-	FLASH_SM_4: Static data encapsulation
		FLASH_FM_007	Unintended Flash memory mass Erase		Wrong application data	P	-	FLASH_SM_2: Arm® Cortex® M4 HardFault exceptions	CPU_SM_5: External watchdog
	ITF/OBL	FLASH_FM_008	Wrong option byte values load on startup/reset	Wrong MCU settings for HC clock	P	FLASH_SM_3: Option byte write protection	FLASH_SM_5: Option byte redundancy with load verification	CPU_SM_1: Control flow monitoring in application software	
	ITF/FTL	FLASH_FM_009	Unintended Flash memory test function enable	No application software execution	P	-	-	CPU_SM_5: External watchdog	
		FLASH_FM_010			T	-	-		

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FLASH	ITF/RAIN/ ICODE ITF	FLASH _FM_011	Instruction read from wrong address (within the application software area) and/or instruction code read error	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software execution	P	-	FLASH_SM_2: Arm® Cortex® M4 HardFault exceptions	FLASH_SM_1: Control flow monitoring in application software FLASH_SM_0: Periodical software test for Flash memory
		FLASH _FM_012				T	-		FLASH_SM_1: Control flow monitoring in application software
		FLASH _FM_013	Instruction read form wrong address (outside the application software area)			P	-		FLASH_SM_6: Flash unused area filling code FLASH_SM_0: Periodical software test for Flash memory
		FLASH _FM_014				T	-		FLASH_SM_6: Flash unused area filling code
		FLASH _FM_015	Wrong or missing instruction prefetch		Application software executed at reduced speed	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
	ITF/RAIN/ DCODE ITF	FLASH _FM_016	Data read form wrong address and/or data value read error		Wrong application data	P	-	-	FLASH_SM_4: Static data encapsulation FLASH_SM_0: Periodical software test for Flash memory
		FLASH _FM_017				T	-	-	FLASH_SM_4: Static data encapsulation
	ITF/RAIN/ CONTROLLER	FLASH _FM_018	Errors in propagating from/to Flash memory data/address		Wrong application software execution	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	FLASH_SM_1: Control flow monitoring in application software FLASH_SM_0: Periodical software test for Flash memory
		FLASH _FM_019			Wrong application data	T	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	FLASH_SM_1: Control flow monitoring in application software
	ITF/RAIN/ ARBITER	FLASH _FM_020	No access to Flash memory allowed or arbitration locked on fixed master	Bus: No or continuous arbitration	No application software execution Wrong application software flow	P	-	-	CPU_SM_5: External watchdog FLASH_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)	
			Detailed	IEC 61508			Prevention	Detection		
FLASH	ITF/ PREFETCH BUFFER	FLASH_FM_021	Corrupted instruction code or data during prefetch operation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software execution	P	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_5: External watchdog	
		FLASH_FM_022				T	-		FLASH_SM_1: Control flow monitoring in application software	
		FLASH_FM_023	Missing prefetch operation or prefetch data/instruction from wrong Flash memory address		Wrong application data	P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_5: External watchdog	
		FLASH_FM_024				T	-	-	FLASH_SM_1: Control flow monitoring in application software	
	I-Cache/logic	FLASH_FM_025	Wrong cache write (in data or tag)		Wrong application software execution	P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software	
		FLASH_FM_026				T	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software	
		FLASH_FM_027	Wrong cache hit/read (in data or tag)			P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software	
		FLASH_FM_028				T	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software	
		FLASH_FM_029	Missing cache hit			Application software executed at reduced speed	P	-	-	CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_030				None	T	-	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FLASH	I-Cache/ RAM buffer	FLASH_FM_031	Wrong information in data field	CPU registers, RAM: DC fault model for data and addresses	Wrong application software execution	P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_032		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_033	Wrong information in tag field	CPU registers, RAM: DC fault model for data and addresses		P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_034		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_035		CPU registers, RAM: DC fault model for data and addresses		P	-	-	FLASH_SM_0: Periodical software test for Flash memory CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_036		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software
	D-Cache/logic	FLASH_FM_037	Wrong cache write (in data or tag)	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong application data	P	-	-	FLASH_SM_0: Periodical software test for Flash memory
		FLASH_FM_038				T	-	-	CPU_SM_2: Double computation in application software
		FLASH_FM_039	Wrong cache hit/read (in data or tag)			P	-	-	FLASH_SM_0: Periodical software test for Flash memory
		FLASH_FM_040				T	-	-	CPU_SM_2: Double computation in application software
		FLASH_FM_041	Missing cache hit			P	-	-	CPU_SM_1: Control flow monitoring in application software
		FLASH_FM_042				None	T	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FLASH	D-Cache/ RAM buffer	FLASH_FM_043	Wrong information in data field	CPU registers, RAM: DC fault model for data and addresses	Wrong application data	P	-	-	FLASH_SM_0: Periodical software test for Flash memory
		FLASH_FM_044		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_2: Double computation in application software
		FLASH_FM_045	Wrong information in tag field	CPU registers, RAM: DC fault model for data and addresses		P	-	-	FLASH_SM_0: Periodical software test for Flash memory
		FLASH_FM_046		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_2: Double computation in application software
		FLASH_FM_047		CPU registers, RAM: DC fault model for data and addresses		P	-	-	FLASH_SM_0: Periodical software test for Flash memory
		FLASH_FM_048		CPU registers, RAM: change of information caused by soft-errors		T	-	-	CPU_SM_2: Double computation in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RAM	RAM MACRO	RAM_FM_001	Stuck at 0/1 in single bit on application program variables area	Variable memory: DC fault model for data and addresses	Wrong application data	P	-	RAM_SM_0: Periodical software test for SRAM RAM_SM_3: Information redundancy for system variables in application software	
		RAM_FM_002	Stuck at 0/1 in multiple bits of the same word on application program variables area			P	-		
		RAM_FM_003	Stuck at 0/1 in multiple bits of different words on application program variables area			P	-		
		RAM_FM_004	Bit flip in single bit on application program variables area	Variable memory: Change of information caused by soft-errors		T	-	RAM_SM_1: Parity bit check	
		RAM_FM_005	Bit flip in multiple bits of the same word on application program variables area			T	-		
		RAM_FM_006	Bit flip in multiple bits of different words on application program variables area			T	-		
		RAM_FM_007	Stuck at 0/1 in single bit on stacks area			P	-		
		Variable memory: DC fault model for data and addresses					RAM_SM_0: Periodical software test for SRAM RAM_SM_2: Stack hardening for application software		

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RAM	RAM MACRO	RAM_FM_008	Stuck at 0/1 in multiple bits of the same word on stacks area	Variable memory: DC fault model for data and addresses	Wrong application data	P	-	-	RAM_SM_0: Periodical software test for SRAM RAM_SM_2: Stack hardening for application software
		RAM_FM_009	Stuck at 0/1 in multiple bits of different words on stacks area			P	-	-	
		RAM_FM_010	Bit flip in single bit on stacks area	Variable memory: Change of information caused by soft-errors		T	-	-	RAM_SM_2: Stack hardening for application software RAM_SM_3: Information redundancy for system variables in application software
		RAM_FM_011	Bit flip in multiple bits of the same word on stacks area			T	-	-	
		RAM_FM_012	Bit flip in multiple bits of different words on stacks area			T	-	-	
		RAM_FM_013	Stuck at 0/1 in single/multiple bits on RAM area not used by application software	Variable memory: DC fault model for data and addresses		P	-	-	-
		RAM_FM_014	Stuck at 0/1 in single/multiple bits on RAM area not used by application software	Variable memory: Change of information caused by soft-errors	None	T	-	-	-
		RAM_FM_015	Single bit wrong value due to coupling with another memory cell	Variable memory: Dynamic cross-over for memory cells	Wrong application data	P	-	-	RAM_SM_2: Stack hardening for application software RAM_SM_3: Information redundancy for system variables in application software
		RAM_FM_016	Multiple bits wrong values due to coupling with another memory cell			P	-	-	
		RAM_FM_017	Read/write on wrong memory address when performing a program variable access	Variable memory: DC fault model for data and addresses		P	-	-	
		RAM_FM_018	Read/write on wrong memory address when performing a stack access operation			P	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RAM	INTERFACE	RAM_FM_019	Data/address wrong values during SRAM accesses by application software by AHB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong data read from SRAM Wrong data write on SRAM	P	-	-	RAM_SM_0: Periodical software test for SRAM
		RAM_FM_020				T	-	-	RAM_SM_3: Information redundancy for system variables in application software CPU_SM_1: Control flow monitoring in application software
		RAM_FM_021	Timeout or no arbitration in SRAM AHB slave interface	Bus: No or continuous arbitration	No application software execution	P	-	-	CPU_SM_5: External watchdog
	CONTROLLER	RAM_FM_022	Wrong address management during read/write access to SRAM	CPU, Address calculation: DC fault model	Wrong application data	P	-	-	RAM_SM_0: Periodical software test for SRAM
		RAM_FM_023		CPU, Address calculation: Change of addresses caused by soft-errors	Wrong application software flow	T	-	-	RAM_SM_3: Information redundancy for system variables in application software CPU_SM_1: Control flow monitoring in application software
		RAM_FM_024	Wrong data value during read/write access to SRAM	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data	P	-	-	RAM_SM_0: Periodical software test for SRAM
		RAM_FM_025				T	-	-	RAM_SM_3: Information redundancy for system variables in application software CPU_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
AHB2APB	-	BUS_FM_001	Address wrong values in translation between AHB and APB	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing access to peripherals	P	-	-	BUS_SM_2: Periodical read-back of configuration registers
		BUS_FM_002			Missing single data transaction to peripherals	T	-	-	BUS_SM_1: Information redundancy in intra-chip data exchanges
		BUS_FM_003			Data wrong values in translation between AHB and APB	Wrong data to/from peripherals	P	-	-
		BUS_FM_004	Wrong data from/to peripherals	T		-	-	BUS_SM_1: Information redundancy in intra-chip data exchanges	
		BUS_FM_005	Timeout or no arbitration in translation between AHB and APB	Bus: No or continuous arbitration	Missing access to peripherals	P	-	-	BUS_SM_2: Periodical read-back of configuration registers
Bus matrix	-	BUS_FM_006	Data/address wrong values connecting Master 0/1/2 (CPU) with Slave 2/3 (SRAM)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data	P	-	-	RAM_SM_0: Periodical software test for SRAM
		BUS_FM_007				T	-	-	RAM_SM_3: Information redundancy for system variables in application software RAM_SM_2: Stack hardening for application software
		BUS_FM_008	Timeout or no arbitration for connection between Master 0/1/2 (CPU) and Slave 2/3 (SRAM)	Bus: No or continuous arbitration	No application software execution	P	-	-	CPU_SM_5: External watchdog
		BUS_FM_009	Data/address wrong values connecting Master 0/1/2 (CPU) with Slave 2/3 (SRAM)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software execution	P	-	-	CPU_SM_3: Arm® Cortex® M4 HardFault exceptions CPU_SM_1: Control flow monitoring in application software
		BUS_FM_010			Wrong application data	T	-	-	
		BUS_FM_011	Timeout or no arbitration for connection between Master 0/1/2 (CPU) and Slave 2/3 (SRAM)	Bus: No or continuous arbitration	No application software execution	P	-	-	CPU_SM_5: External watchdog

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Bus matrix	-	BUS_FM_012	Timeout or no arbitration for connection between Master 0/1 (CPU) and Slave 0/1 (Flash memory)	Bus: No or continuous arbitration	Wrong data from/to peripherals	P	-	-	BUS_SM_2: Periodical read-back of configuration registers BUS_SM_1: Information redundancy in intra-chip data exchanges
		BUS_FM_013	Data/address wrong values connecting Master 2 (CPU) with Slave 4/5 (AHB/AHB2APB)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing access to peripherals	T	-	-	BUS_SM_1: Information redundancy in intra-chip data exchanges
		BUS_FM_014				P	-	-	BUS_SM_2: Periodical read-back of configuration registers
		BUS_FM_015	Timeout or no arbitration for connection between Master 2(CPU) and Slave 4/5 (AHB/AHN2APB)	Bus: No or continuous arbitration	Wrong data from/to peripherals Missing access to peripherals	P	-	-	BUS_SM_2: Periodical read-back of configuration registers
		BUS_FM_016	Data/address wrong values connecting 0/1/2 (CPU) with Slave 6 (FMC/QUADSPI)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application software execution	P	-	-	FLASH_SM_1: Control flow monitoring in application software
		BUS_FM_017			Wrong application data	T	-	-	FLASH_SM_4: Static data encapsulation
		BUS_FM_018	Timeout or no arbitration for connection between Master 0/1/2 (CPU) and Slave 6 (FMC/QUADSPI)	Bus: No or continuous arbitration	No application software execution	P	-	-	FLASH_SM_1: Control flow monitoring in application software
		BUS_FM_019	Data/address wrong values connecting Master 3/4 (DMA) with Slave 2/3 (SRAM)	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong peripherals data transaction by DMA	P	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA DMA_SM_0: Periodical read-back of configuration registers
		BUS_FM_020				T	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA
		BUS_FM_021	Timeout or no arbitration for connection between Master 3/4 (DMA) and Slave 2/3 (SRAM)	Bus: No or continuous arbitration	No peripherals data transaction by DMA	P	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA DMA_SM_0: Periodical read-back of configuration registers

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Bus matrix		BUS_FM_022	Data/address wrong values connecting Master 3/4 (DMA) with Slave 1 (Flash D-code)	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong CRC computation over Flash memory sections	P	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA DMA_SM_4: DMA transaction awareness checks
		BUS_FM_023				T	-	-	
		BUS_FM_024	Timeout or no arbitration for connection between Master 3/4(DMA) and Slave 1(Flash D-code)	Bus: No or continuous arbitration	Wrong data read from Flash memory by DMA	P	-	-	DMA_SM_4: DMA transaction awareness checks
		BUS_FM_025	Data/address wrong values connecting Master 3/4(DMA) with Slave 4/5 (AHB/AHB2APB)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong peripherals data transaction by DMA	P	-	-	BUS_SM_1: Information redundancy in intra-chip data exchanges
		BUS_FM_026				T	-	-	
		BUS_FM_027	Timeout or no arbitration for connection between Master 3/4(DMA) and Slave 4/5 (AHB/AHN2APB)	Bus: No or continuous arbitration	No peripherals data transaction by DMA	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		BUS_FM_028	Data/address wrong values connecting Master 3/4 (DMA) with Slave 4/5 (AHB/AHN2APB)	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong application data	P	-	-	FLASH_SM_4: Static data encapsulation
		BUS_FM_029				T	-	-	
		BUS_FM_030	Timeout or no arbitration for connection between Master 3/4 (DMA) and Slave 6 (FMC/QUADSPI)	Bus: No or continuous arbitration	Wrong or missing application data	P	-	-	FLASH_SM_4: Static data encapsulation CPU_SM_1: Control flow monitoring in application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)		
			Detailed	IEC 61508			Prevention	Detection			
GPIO	INTERFACE	GPIO_FM_001	Data/address wrong values during GPIO module accesses by application software	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong GPIO output signals status Wrong GPIO input data	P	-	-	GPIO_SM_0: Periodical read-back of configuration registers		
		GPIO_FM_002				T	-	-			
		GPIO_FM_003	Timeout or no arbitration in GPIO interface	Bus: No or continuous arbitration		P	-	-			
		GPIO_FM_004	GPIO (I/O configuration options) configuration registers wrong values	CPU registers, RAM: DC fault model for data and addresses		P	-	-			
		GPIO_FM_005				T	-	-			
		GPIO_FM_006	GPIO (alternate functions options) configuration registers wrong values	CPU registers, RAM: DC fault model for data and addresses		Wrong behavior of externally connected peripheral (communication/ADC/DAC)	P	-		-	
		GPIO_FM_007					T	-		-	
		GPIO_FM_008	GPIO interrupt configuration registers wrong values	CPU registers, RAM: DC fault model for data and addresses		Missing or unexpected interrupts events triggering	P	-		-	GPIO_SM_0: Periodical read-back of configuration registers NVIC_SM_1: Expected and unexpected interrupt check by application software
		GPIO_FM_009					T	-		-	
	IOPORT	GPIO_FM_010	GPIO input line stuck at 0/1 or open/HiZ	Digital I/O: DC fault model	Wrong GPIO input data	P	-	-	GPIO_SM_1: 1oo2 for input GPIO lines		
		GPIO_FM_011	GPIO input line bridged to another GPIO line			P	-	-			
		GPIO_FM_012	GPIO output line stuck at 0/1 or open/HiZ		Wrong GPIO output signals status	P	-	-	GPIO_SM_2: Loopback scheme for output GPIO lines		
		GPIO_FM_013	GPIO output line bridged to another GPIO line			P	-	-			

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
GPIO	AFOCTL	GPIO_FM_014	GPIO line not connected to SoC outside	CPU registers, RAM: DC fault model for data and addresses	Wrong GPIO input or output signals status	P	-	-	GPIO_SM_1: 1oo2 for input GPIO lines GPIO_SM_2: Loopback scheme for output GPIO lines
		GPIO_FM_015				T	-	-	
		GPIO_FM_016	Alternate function signal not connected to SoC outside		Wrong alternate function signal value (input/output)	P	-	-	CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripheral used in safety function(s) implementation
		GPIO_FM_017				T	-	-	
DMA1/DMA2/DMA2D	AHB SLAVE ITF	DMA_FM_001	Data/address wrong values during DMA accesses by application software by AHB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong configuration for DMA functions	P	-	-	DMA_SM_0: Periodical read-back of configuration registers
		DMA_FM_002				T	-	-	
		DMA_FM_003	Timeout or no arbitration in DMA interface	Bus: No or continuous arbitration	No configuration for DMA functions	P	-	-	
	REGISTERS	DMA_FM_004	DMA peripherals and memory address registers wrong values	CPU registers, RAM: DC fault model for data and addresses	DMA transaction (read and/or write) to/from wrong addresses and/or to/from wrong peripheral/target	P	-	-	DMA_SM_2: Information redundancy including sender/receiver identifier on data packet transferred via DMA
		DMA_FM_005				T	-	-	
		DMA_FM_006	DMA configuration registers wrong values	CPU registers, RAM: DC fault model for data and addresses	No or wrong configuration for DMA functions Unintended enable of DMA functions	P	-	-	DMA_SM_4: DMA transaction awareness checks DMA_SM_3: Periodical software test for DMA
		DMA_FM_007		CPU registers, RAM: change of information caused by soft-errors	Missing or wrong execution of DMA functions Wrong channel priority management	T	-	-	DMA_SM_4: DMA transaction awareness checks
		DMA_FM_008		DMA interrupt configuration registers wrong values	CPU registers, RAM: DC fault model for data and addresses	Unintended interrupt enable of DMA functions	P	-	-
		DMA_FM_009	CPU registers, RAM: change of information caused by soft-errors		Missing or wrong interrupt management of DMA functions	T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
DMA1/DMA2/DMA2D	CHANNELS	DMA_FM_010	Wrong data values during data transfer operation by the channel	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong data sent to peripherals	P	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA
		DMA_FM_011			Wrong data read from peripherals	T	-	-	
		DMA_FM_012	Wrong peripheral address values during data transfer operation by the channel		Wrong peripheral data copied to SRAM	P	-	-	DMA_SM_2: Information redundancy including sender/receiver identifier on data packet transferred via DMA DMA_SM_4: DMA transaction awareness checks
		DMA_FM_013			Wrong data read from peripherals	T	-	-	
		DMA_FM_014	Wrong memory address values during data transfer operation by the channel		CPU, Address calculation: DC fault model	SRAM variables and/or stack overwrite	P	-	-
		DMA_FM_015		CPU, Address calculation: Change of addresses caused by soft-errors	Missing data from peripherals	T	-	-	
		DMA_FM_016	Wrong address recomputation in pointer handling by the channel	CPU, Address calculation: DC fault model	SRAM variables and/or stack overwrite	P	-	-	RAM_SM_3: Information redundancy for system variables in application software DMA_SM_2: Information redundancy including sender/receiver identifier on data packet transferred via DMA
		DMA_FM_017		CPU, Address calculation: Change of addresses caused by soft-errors	Missing data from peripherals	T	-	-	
					Corruption of data from peripheral				
		DMA_FM_018	Missing interrupt generation by channel at the end of transaction	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing peripherals data usage by application software	P	-	-	DMA_SM_4: DMA transaction awareness checks
DMA_FM_019	T	-			-				
DMA_FM_020	Continuous or babbling interrupt generation by the channel		Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software		



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
DMA1/DMA2/DMA2D	ARBITER	DMA_FM_021	Wrong priority management between channels	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Loss of DMA transaction leading to potential loss of data from peripherals	P	-	-	DMA_SM_4: DMA transaction awareness checks
		DMA_FM_022			Slightly appreciable delay of DMA transactions	T	-	-	
		DMA_FM_023	Masking of channel transaction request		Loss of data from peripherals	P	-	-	
		DMA_FM_024				T	-	-	
	AHB MASTER ITF	DMA_FM_025	Data/address wrong values during DMA accesses to slaves by AHB bus		Data corruption on every DMA transaction	P	-	-	DMA_SM_1: Information redundancy on data packet transferred via DMA
		DMA_FM_026			Data corruption or missing data affecting DMA transaction	T	-	-	DMA_SM_4: DMA transaction awareness checks
		DMA_FM_027	Timeout or no arbitration in DMA interface	Bus: No or continuous arbitration	No DMA transactions possible	P	-	-	DMA_SM_4: DMA transaction awareness checks
USART/UART/LPUART	APB ITF	USART_FM_001	Data/address wrong values during USART accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to USART peripheral by application software and/or DMA	P	-	-	USART_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		USART_FM_002				Data/address wrong values during USART accesses by application software and/or DMA by APB bus	T	-	-
		USART_FM_003		Bus: No or continuous arbitration	No access to USART peripheral by application software or DMA APB bus lock	P	-	-	USART_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	USART_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No USART communication	P	-	-	USART_SM_0: Periodical read-back of configuration registers
		USART_FM_005				T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
USART/UART/LPUART	BAUD GENERATOR	USART_FM_006	Wrong or missing clock generation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No USART communication	P	-	-	USART_SM_3: Information redundancy techniques on messages, including End to End safing
	INTERRUPT CTRL	USART_FM_007	Missing interrupt generation on receive/transmit data		No USART data processing by application software	P	-	-	USART_SM_3: Information redundancy techniques on messages, including End to End safing NVIC_SM_1: Expected and unexpected interrupt check by application software
		USART_FM_008			Missing transmission of USART data	T	-	-	
			USART_FM_009	Continuous or unintended USART interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-
	OUTPUTS	USART_FM_010	TX and/or RX signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing USART data received Wrong or missing USART data transmitted	P	-	USART_SM_1: Protocol error signals	USART_SM_3: Information redundancy techniques on messages, including End to End safing
		USART_FM_011	nRTS and/or rCTS and/or SCLK signals wrong values, open or HiZ		Wrong or missing USART data received/transmitted in synchronous communication links	P	-		
		USART_FM_012	IrDA_OUT, IrDA_IN signals wrong value, open or HiZ		Wrong or missing data received/transmitted in IRDA communication link	P	-		
	CONTROL	USART_FM_013	Wrong data processing in receive/transmit processing control units	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong or missing USART data received	P	-	-	
		USART_FM_014			Wrong or missing USART data transmitted	T	-	-	
			USART_FM_015	Missed USART wakeup on transmission/receive request	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing USART data received Missing USART data transmitted	P	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
USART/UART/LPUART	-	USART_FM_016	USART communication affected by transmission errors	Data communication: transmission errors	Wrong USART data received	P	-	-	USART_SM_2: Information redundancy techniques on messages
		USART_FM_017	USART communication affected by transmission repetitions	Data communication: transmission repetitions	Wrong USART data transmitted	P	-	-	
		USART_FM_018	USART communication affected by transmission deletion	Data communication: transmission deletion	Missing USART data received Missing USART data transmitted	P	-	-	
		USART_FM_019	USART communication affected by transmission resequencing	Data communication: transmission resequencing	Not possible (no internal buffer in USART)	P	-	-	
		USART_FM_020	USART communication affected by transmission corruption	Data communication: transmission corruption	Wrong USART data received Wrong USART data transmitted	P	-	-	USART_SM_2: Information redundancy techniques on messages
		USART_FM_021	USART communication affected by transmission delay	Data communication: transmission delay	Wrong or missing USART data received Wrong or missing USART data transmitted	P	-	-	USART_SM_2: Information redundancy techniques on messages
		USART_FM_022	USART communication affected by transmission masquerading	Data communication: transmission masquerading	Not possible (point/point connections are typical schemes for USART/SDA)	P	-	-	USART_SM_2: Information redundancy techniques on messages

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SPI	APB ITF	SPI_FM_001	Data/address wrong values during SPI accesses by application software and/or DMA by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to SPI peripheral by application software and/or DMA	P	-	-	SPI_SM_0: Periodical read-back of configuration registers
		SPI_FM_002				T	-	-	SPI_SM_2: Information redundancy techniques on messages
		SPI_FM_003	Timeout or no arbitration in SPI APB interface	Bus: No or continuous arbitration	No access to SPI peripheral by application software or DMA APB bus lock	P	-	-	SPI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	SPI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No SPI communication	P	-	-	SPI_SM_0: Periodical read-back of configuration registers
		SPI_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	BAUD GENERATOR	SPI_FM_006	Wrong or missing clock generation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution		P	-	-	SPI_SM_4: Information redundancy techniques on messages, including End to End safing
	INTERRUPT CTRL	SPI_FM_007	Missing interrupt generation on receive/transmit data	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No SPI data processing by application software	P	-	-	SPI_SM_4: Information redundancy techniques on messages, including End to End safing NVIC_SM_1: Expected and unexpected interrupt check by application software
		SPI_FM_008			Missing transmission of SPI data	T	-	-	
			SPI_FM_009	Continuous or unintended SPI interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SPI	OUTPUTS	SPI_FM_010	MISO and/or MOSI signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing SPI data received	P	-	SPI_SM_1: Protocol error signals	SPI_SM_4: Information redundancy techniques on messages, including End to End safing
		SPI_FM_011	SCLK signals wrong value, open or HiZ		Wrong or missing SPI data transmitted	P	-		
		SPI_FM_012	NSS signals wrong value, open or HiZ		Missing SPI data communication	P	-		
	CONTROL	SPI_FM_013	Wrong data processing in receive/transmit processing control units	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong or missing SPI data received	P	-	SPI_SM_3: CRC insertion in SPI message	SPI_SM_4: Information redundancy techniques on messages, including End to End safing
		SPI_FM_014			Wrong or missing SPI data transmitted	T	-		
		SPI_FM_015	Wrong NSS management		Wrong or missing data received/transmitted in multimaster network	P	-	-	SPI_SM_2: Information redundancy techniques on messages
		SPI_FM_016				T	-	-	
	FIFOS	SPI_FM_017	Single or multiple bit errors in Rx/Tx FIFO cells	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing SPI data received	P	-	SPI_SM_3: CRC insertion in SPI message	-
		SPI_FM_018			Wrong or missing SPI data transmitted	T	-		-
	CRC CONTROLLER	SPI_FM_019	Wrong CRC computation for outgoing message	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong CRC field in outgoing message	P	-	SPI_SM_3: CRC insertion in SPI message	-
		SPI_FM_020				P	-		-
		SPI_FM_021	Wrong CRC computation for incoming message		CRC mismatch in well-received message	P	-		-
		SPI_FM_022				P	-		-
		SPI_FM_023	CRC error reporting disable		CRC error protection disable	P	-	-	SPI_SM_5: Software test for CRC error detection on SPI module
		SPI_FM_024	Unintended CRC error reporting		CRC error propagated so system will switch in safe state	P	-	SPI_SM_3: CRC insertion in SPI message	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SPI	-	SPI_FM_025	SPI communication affected by transmission errors	Data communication: transmission errors	Wrong SPI data received	P	-	SPI_SM_3: CRC insertion in SPI message	-
		SPI_FM_026	SPI communication affected by transmission repetitions	Data communication: transmission repetitions	Wrong SPI data transmitted	P	-		SPI_SM_4: Information redundancy techniques on messages, including End to End safing
		SPI_FM_027	SPI communication affected by transmission deletion	Data communication: transmission deletion	Missing SPI data received Missing SPI data transmitted	P	-		-
		SPI_FM_028	SPI communication affected by transmission resequencing	Data communication: transmission resequencing	SPI data received in wrong sequence SPI data transmitted in wrong sequence	P	-		-
		SPI_FM_029	SPI communication affected by transmission corruption	Data communication: transmission corruption	Wrong SPI data received Wrong SPI data transmitted	P	-		-
		SPI_FM_030	SPI communication affected by transmission delay	Data communication: transmission delay	Wrong or missing SPI data received Wrong or missing SPI data transmitted	P	-	SPI_SM_1: Protocol error signals	SPI_SM_4: Information redundancy techniques on messages, including End to End safing
		SPI_FM_031	SPI communication affected by transmission masquerading	Data communication: transmission masquerading	Wrong SPI message received in multimaster network	P	-	-	-
I2C	APB ITF	IIC_FM_001	Data/address wrong values during I2C accesses by application software and/or DMA by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to I2C peripheral by application software and/or DMA	P	-	-	IIC_SM_0: Periodical read-back of configuration registers
		IIC_FM_002				T	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing DMA_SM_4: DMA transaction awareness checks
		IIC_FM_003	Timeout or no arbitration in I2C APB interface	Bus: No or continuous arbitration	No access to I2C peripheral by application software or DMA APB bus lock	P	-	-	IIC_SM_0: Periodical read-back of configuration registers

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)				
			Detailed	IEC 61508			Prevention	Detection					
I2C	REGISTERS	IIC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No I2C communication	P	-	-	IIC_SM_0: Periodical read-back of configuration registers				
		IIC_FM_005				T	-	-					
	BAUD GENERATOR	IIC_FM_006	Wrong or missing clock generation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution		P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing				
	INTERRUPT CTRL	IIC_FM_007	Missing interrupt generation on receive/transmit data	CPU: Coding and execution including flag registers. Wrong coding or wrong execution		No I2C data processing by application software	P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing NVIC_SM_1: Expected and unexpected interrupt check by application software			
		IIC_FM_008									No I2C data processing by application software	Missing transmission of I2C data	T
						Missing transmission of I2C data	-	-					
					IIC_FM_009				Continuous or unintended I2C interrupt request generation				
	OUTPUTS	IIC_FM_010	SDA and/or SCL signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing I2C data received Wrong or missing I2C data transmitted	P	-	IIC_SM_1: Protocol error signals	IIC_SM_4: Information redundancy techniques on messages, including End to End safing				
		IIC_FM_011	SMBA signals wrong value, open or HiZ		Wrong or missing data received/transmitted in multislave network	P	-						

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
I2C	DATA/CLOCK CONTROL	IIC_FM_012	Wrong data processing in receive/transmit processing control units	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong or missing I2C data received in SMBUS communication	P	-	-	IIC_SM_3: CRC payload in SMBUS communications
		IIC_FM_013				T	-	-	
		IIC_FM_014			Wrong or missing I2C data transmitted in SMBUS communication	P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing
		IIC_FM_015				T	-	-	
	WAKEUP CONTROL	IIC_FM_016	Missing wakeup on address match		Wrong or missing I2C data received	P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing DMA_SM_4: DMA transaction awareness checks
		IIC_FM_017				T	-	-	
	SMBUS CONTROLLER	IIC_FM_018	Wrong CRC computation for outgoing SMBUS message	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong CRC field in SMBUS outgoing message	P	-	IIC_SM_3: CRC payload in SMBUS communications	-
		IIC_FM_019				T	-		-
		IIC_FM_020			CRC mismatch in well-received SMBUS message	P	-		-
		IIC_FM_021				T	-		-
		IIC_FM_022	CRC error reporting disable	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	CRC error protection disable	P	-	-	IIC_SM_5: Software test for CRC error detection on I2C module
		IIC_FM_023	Unintended CRC error reporting	-	CRC error propagated so system will switch in safe state	P	-	IIC_SM_3: CRC payload in SMBUS communications	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
I2C	-	IIC_FM_024	I2C communication affected by transmission errors	Data communication: transmission errors	Wrong I2C data received Wrong I2C data transmitted	P	-	-	IIC_SM_2: Information redundancy techniques on messages
		IIC_FM_025	I2C communication affected by transmission repetitions	Data communication: transmission repetitions		P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing
		IIC_FM_026	I2C communication affected by transmission deletion	Data communication: transmission deletion		P	-	-	
		IIC_FM_027	I2C communication affected by transmission resequencing	Data communication: transmission resequencing	I2C data received in wrong sequence I2C data transmitted in wrong sequence	P	-	-	IIC_SM_2: Information redundancy techniques on messages
		IIC_FM_028	I2C communication affected by transmission corruption	Data communication: transmission corruption	Wrong I2C data received Wrong I2C data transmitted	P	-	-	
		IIC_FM_029	I2C communication affected by transmission delay	Data communication: transmission delay	Wrong or missing I2C data received Wrong or missing I2C data transmitted	P	-	-	IIC_SM_4: Information redundancy techniques on messages, including End to End safing
		IIC_FM_030	I2C communication affected by transmission masquerading	Data communication: transmission masquerading	Wrong I2C message received in multimaster network	P	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
USB	APB ITF	USB_FM_001	Data/address wrong values during USB accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to USB peripheral by application software and/or DMA	P	-	-	USB_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		USB_FM_002	Data/address wrong values during USB accesses by application software and/or DMA by APB bus			T	-	-	USB_SM_3: Information redundancy techniques on messages, including End to End safing
		USB_FM_003		Bus: No or continuous arbitration	No access to USB peripheral by application software or DMA APB bus lock	P	-	-	USB_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	CONFIG REGISTERS	USB_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No or wrong USB communication	P	-	-	USB_SM_0: Periodical read-back of configuration registers
		USB_FM_005				T	-	-	
	ENDPOINT REGISTERS	USB_FM_006	Wrong endpoint register(s) value		No USB communication with the counterpart	P	-	-	
		USB_FM_007				T	-	-	
	INTERRUPT CTRL	USB_FM_008	Missing interrupt generation on receive/transmit data	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No USB data processing by application software	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software USB_SM_3: Information redundancy techniques on messages, including End to End safing
		USB_FM_009			Missing transmission of USB data	T	-	-	
		USB_FM_010	Continuous or unintended USB interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	
	SERIAL INTERFACE ENGINE	USB_FM_011	Wrong CRC computation for incoming/outgoing USB message	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	CRC mismatch in well-received USB message	P	-	USB_SM_2: Information redundancy techniques on messages	-
		USB_FM_012				P	-		-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
USB	SERIAL INTERFACE ENGINE	USB_FM_013	CRC error reporting disable	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	CRC error protection disable	P	-	-	USB_SM_5: Software test for CRC error detection on USB module
		USB_FM_014	Unintended CRC error reporting		CRC error propagated so system will switch in safe state	P	-	USB_SM_2: Information redundancy techniques on messages	-
		USB_FM_015	Wrong data processing in receive/transmit processing control		Wrong or missing USB data received	P	-		-
		USB_FM_016			Wrong or missing USB data transmitted	T	-		-
		USB_FM_017	Wrong endpoint selection or management		No USB communication with the counterpart	P	-		-
		USB_FM_018				T	-	-	
		USB_FM_019	Wrong encoding/generation of USB PHY signals		Wrong or missing USB data transmitted/received	P	-	USB_SM_1: Protocol error signals (including signals encoding)	
		USB_FM_020				T	-		
	TIMER	USB_FM_021	Missed USB wakeup on transmission/receive request		Missing USB data received Missing USB data transmitted	P	-	-	
	PACKET BUFFERS	USB_FM_022	Wrong packet buffer management in buffer interface during transmission and/or reception		Wrong or missing USB data transmitted/received	P	-	-	
		USB_FM_023			Incorrect data order in USB message	T	-	-	
		USB_FM_024	Wrong value(s) in packet buffers		Wrong or missing USB data transmitted/received	P	-	-	
		USB_FM_025				T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
USB	TRANSCEIVER	USB_FM_026	Wrong generation of differential signals output	Analog I/O: DC fault model	Wrong or missing USB data transmitted	P	-	USB_SM_1: Protocol error signals (including signals encoding)	USB_SM_3: Information redundancy techniques on messages, including End to End safing
		USB_FM_027	Wrong generation of differential signals input		No USB communication	P	-		-
		USB_FM_028	Wrong pullups connection or wrong pullups values		Wrong USB data received Wrong USB data transmitted	P	-		
	BCD	USB_FM_029	Failures of battery charging detection circuit		Wrong detection of battery charging related status	P	-	-	USB_SM_3: Information redundancy techniques on messages, including End to End safing
	-	USB_FM_030	USB communication affected by transmission errors	Data communication: transmission errors	Wrong USB data received	P	-	USB_SM_2: Information redundancy techniques on messages	-
		USB_FM_031	USB communication affected by transmission repetitions	Data communication: transmission repetitions	Wrong USB data transmitted	P	-		USB_SM_3: Information redundancy techniques on messages, including End to End safing
		USB_FM_032	USB communication affected by transmission deletion	Data communication: transmission deletion	Missing USB data received Missing USB data transmitted	P	-		
		USB_FM_033	USB communication affected by transmission resequencing	Data communication: transmission resequencing	USB data packet received or transmitted with wrong data sequence	P	-	-	-
		USB_FM_034	USB communication affected by transmission corruption	Data communication: transmission corruption	Wrong USB data received Wrong USB data transmitted	P	-	USB_SM_2: Information redundancy techniques on messages	
		USB_FM_035	USB communication affected by transmission delay	Data communication: transmission delay	Wrong or missing USB data received Wrong or missing USB data transmitted	P	-	-	
		USB_FM_036	USB communication affected by transmission masquerading	Data communication: transmission masquerading	MCU will receive an unexpected USB message to be not consumed by the MCU itself	P	-	-	USB_SM_3: Information redundancy techniques on messages, including End to End safing



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
General purpose / advanced timers	APB ITF	ATIM_FM_001	Data/address wrong values during TIMER accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to TIMER registers by application software	P	ATIM_SM_4: Timer lock configuration protection	-	ATIM_SM_0: Periodical read-back of configuration registers
		ATIM_FM_002				T		-	
	CONFIG REGISTERS	ATIM_FM_003	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No or wrong counting function	P	-	-	ATIM_SM_0: Periodical read-back of configuration registers NVIC_SM_1: Expected and unexpected interrupt check by application software
		ATIM_FM_004		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		ATIM_FM_005		CPU registers, RAM: DC fault model for data and addresses	No or wrong frequency/duty PWM signal generation	P	-	-	ATIM_SM_0: Periodical read-back of configuration registers
		ATIM_FM_006		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		ATIM_FM_007		CPU registers, RAM: DC fault model for data and addresses	No or wrong input capture function	P	-	-	
		ATIM_FM_008		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	PRESCALER	ATIM_FM_009	Wrong or missing clock source for counter module	CPU registers, RAM: DC fault model for data and addresses	No or wrong frequency/duty PWM signal generation	P	-	-	ATIM_SM_3: Loopback scheme for PWM outputs
		ATIM_FM_010	Wrong or missing clock source for counter module	CPU registers, RAM: DC fault model for data and addresses	No or wrong counting function No or wrong interrupt generation on timer expiration	P	-	-	ATIM_SM_2: 1002 for input capture/counting timers NVIC_SM_1: Expected and unexpected interrupt check by application software
	AUTORELOAD	ATIM_FM_011	Missing or wrong autoreload/repetition function	CPU registers, RAM: DC fault model for data and addresses	No or wrong frequency/duty PWM signal generation	P	-	-	ATIM_SM_3: Loopback scheme for PWM outputs
		ATIM_FM_012		CPU registers, RAM: change of information caused by soft-errors	Mainly "no effect" (overwritten continuously)	T	-	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
General purpose / advanced timers	AUTORELOAD	ATIM_FM_013	Missing or wrong autoreload function	CPU registers, RAM: DC fault model for data and addresses	No or wrong counting function No or wrong interrupt generation on timer expiration	P	-	-	ATIM_SM_2: 1oo2 for input capture/counting timers NVIC_SM_1: Expected and unexpected interrupt check by application software
		ATIM_FM_014		CPU registers, RAM: change of information caused by soft-errors	Mainly "no effect" (overwritten continuously)	T	-	-	-
	CHANNEL(S) INPUT	ATIM_FM_015	No or wrong input signal for channel; wrong channel prescaler function	CPU registers, RAM: DC fault model for data and addresses	No or wrong input capture function	P	-	-	ATIM_SM_2: 1oo2 for input capture/counting timers
		ATIM_FM_016		CPU registers, RAM: change of information caused by soft-errors	Mainly "no effect" (overwritten continuously)	T	-	-	-
	CHANNEL(S) OUTPUT	ATIM_FM_017	No output propagation/generation	CPU registers, RAM: DC fault model for data and addresses	No PWM signal generation	P	-	-	ATIM_SM_3: Loopback scheme for PWM outputs
		ATIM_FM_018		CPU registers, RAM: change of information caused by soft-errors	Mainly "no effect" (overwritten continuously)	T	-	-	-
	CHANNEL(S) COMPARE REG	ATIM_FM_019	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No or wrong counting function No or wrong interrupt generation on timer expiration	P	-	-	ATIM_SM_2: 1oo2 for input capture/counting timers NVIC_SM_1: Expected and unexpected interrupt check by application software
		ATIM_FM_020			No or wrong frequency/duty PWM signal generation	P	-	-	ATIM_SM_3: Loopback scheme for PWM outputs
		ATIM_FM_021		CPU registers, RAM: change of information caused by soft-errors	Mainly "no effect" (overwritten continuously)	T	-	-	-
	CHANNEL(S) POLARITY	ATIM_FM_022	Wrong signal polarity selection	CPU registers, RAM: DC fault model for data and addresses	Wrong duty for PWM signal generation	P	-	-	ATIM_SM_3: Loopback scheme for PWM outputs
Basic timers	APB ITF	GTIM_FM_001	Data/address wrong values during TIM6/7 accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to TIM6/7 registers by application software	P	-	-	GTIM_SM_0: Periodical read-back of configuration registers
		GTIM_FM_002				T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Basic timers	CONFIG REGISTERS	GTIM_FM_003	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No or wrong counting function No or wrong interrupt generation on timer expiration	P	-	-	GTIM_SM_0: Periodical read-back of configuration registers NVIC_SM_1: Expected and unexpected interrupt check by application software
		GTIM_FM_004	-	CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	PRESCALER	GTIM_FM_005	Wrong or missing clock source for counter module	CPU registers, RAM: DC fault model for data and addresses	Mainly "no effect" (overwritten continuously) No or wrong counting function No or wrong interrupt generation on timer expiration Mainly "no effect" (overwritten continuously)	P	-	-	GTIM_SM_1: 1002 for counting timers NVIC_SM_1: Expected and unexpected interrupt check by application software
	AUTORELOAD	GTIM_FM_006	Missing or wrong autoreload/repetition function	CPU registers, RAM: change of information caused by soft-errors		T	-	-	-
		GTIM_FM_007	Missing or wrong autoreload function	CPU registers, RAM: DC fault model for data and addresses		P	-	-	GTIM_SM_1: 1002 for counting timers NVIC_SM_1: Expected and unexpected interrupt check by application software
		GTIM_FM_008		CPU registers, RAM: change of information caused by soft-errors		T	-	-	-
ADC	APB ITF	ADC_FM_001	Data/address wrong values during ADC accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to ADC peripheral by application software and/or DMA	P	-	-	ADC_SM_3: Periodical software test for ADC
		ADC_FM_002				T	-	-	ADC_SM_3: Periodical software test for ADC ADC_SM_1: Multiple acquisition by application software
		ADC_FM_003		Bus: No or continuous arbitration	No access to ADC peripheral by application software or DMA APB bus lock	P	-	-	ADC_SM_3: Periodical software test for ADC
	CONFIG REGISTERS	ADC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong configuration of ADC peripheral leading to wrong or missing ADC readings	P	-	-	ADC_SM_0: Periodical read-back of configuration registers
		ADC_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
ADC	TRIGGERS	ADC_FM_006	Wrong trigger source selection	CPU registers, RAM: DC fault model for data and addresses	No or wrong ADC conversion due to wrong acquisition/trigger timing	P	-	-	ADC_SM_3: Periodical software test for ADC
		ADC_FM_007		CPU registers, RAM: change of information caused by soft-errors		T	-	-	ADC_SM_1: Multiple acquisition by application software
	INPUT SEL	ADC_FM_008	Wrong ADC input source selection	CPU registers, RAM: DC fault model for data and addresses	No ADC correct signal acquisition Missing calibration operation	P	-	-	ADC_SM_3: Periodical software test for ADC ADC_SM_2: Range check by application software
		ADC_FM_009		CPU registers, RAM: change of information caused by soft-errors		T	-	-	ADC_SM_1: Multiple acquisition by application software ADC_SM_2: Range check by application software
	SAR	ADC_FM_010	Failure of SAR module (including analog section) or failure in reference voltages acquisition	CPU registers, RAM: DC fault model for data and addresses	Wrong analog value conversion	P	-	-	ADC_SM_3: Periodical software test for ADC ADC_SM_2: Range check by application software
		ADC_FM_011		CPU registers, RAM: change of information caused by soft-errors		T	-	-	ADC_SM_1: Multiple acquisition by application software ADC_SM_2: Range check by application software
	START/STOP	ADC_FM_012	Failure of start/stop conversion module	CPU registers, RAM: DC fault model for data and addresses	Missing ADC conversion	P	-	-	ADC_SM_2: Range check by application software NVIC_SM_1: Expected and unexpected interrupt check by application software
		ADC_FM_013			Missing interrupt generation	T	-	-	
	ANALOG WATCHDOG	ADC_FM_014	Failure of analog watchdog comparison function	CPU registers, RAM: DC fault model for data and addresses	Missing detection of out-of-range condition for input signal	P	-	-	ADC_SM_2: Range check by application software
		ADC_FM_015		CPU registers, RAM: change of information caused by soft-errors	Unexpected generation of out-of-range error	T	-	-	
	TEMP SENSOR	ADC_FM_016	Failure of internal temperature sensor	Analog I/O: DC fault model	Wrong internal temperature reading	P	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
DAC	APB ITF	DAC_FM_001	Data/address wrong values during DAC accesses by application software or DMA by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to DAC peripheral by application software and/or DMA	P	-	-	DAC_SM_0: Periodical read-back of configuration registers
		DAC_FM_002				T	-	-	DAC_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		DAC_FM_003		Bus: No or continuous arbitration	No access to DAC peripheral by application software or DMA APB bus lock	P	-	-	
	CONFIG REGISTERS	DAC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong configuration of DAC peripheral leading to wrong or missing DAC signal generation	P	-	-	DAC_SM_0: Periodical read-back of configuration registers
		DAC_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	CONTROL LOGIC	DAC_FM_006	Wrong DORx computation	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing DAC signal generation	P	-	-	DAC_SM_1: DAC output loopback on ADC channel
		DAC_FM_007		CPU registers, RAM: change of information caused by soft-errors	Mainly “no effect” (overwritten continuously refreshed)	T	-	-	
		DAC_FM_008	Wrong or missing DMA request generation	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing DAC signal generation	P	-	-	
		DAC_FM_009	Wrong conversion	CPU registers, RAM: change of information caused by soft-errors	Mainly no effect (overwritten continuously refreshed)	T	-	-	
	ANALOG SECTION	DAC_FM_010	Wrong analog signal generation	Analog I/O: DC fault model	Wrong or missing DAC signal generation	P	-	-	
IWDG	APB ITF	IWDG_FM_001	Data/address wrong values during IWDG accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to IWDG status/configuration registers by application software	P	-	-	WDG_SM_0: Periodical read-back of configuration registers
		IWDG_FM_002				T	-	-	
		IWDG_FM_003		Bus: No or continuous arbitration	No access to IWDG status/configuration registers by application software APB bus lock	P	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
IWDG	CONFIG REGISTERS	IWDG_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong IWDG configuration leading to watchdog disable	P	-	-	WDG_SM_0: Periodical read-back of configuration registers CPU_SM_5: External watchdog
		IWDG_FM_005	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		IWDG_FM_006	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong IWDG configuration leading to watchdog unexpected intervention	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		IWDG_FM_007	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	PRESCALER	IWDG_FM_008	Wrong or missing counter/compare function management	CPU registers, RAM: DC fault model for data and addresses	Watchdog inability to generate reset signal under the related condition (missing trigger by application software)	P	-	-	CPU_SM_5: External watchdog
		IWDG_FM_009		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		IWDG_FM_010		CPU registers, RAM: DC fault model for data and addresses	Unexpected reset signal generation	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		IWDG_FM_011		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
WWDG	APB ITF	WWDG_FM_001	Data/address wrong values during WWDG accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to WWDG status/configuration registers by application software	P	-	-	WDG_SM_0: Periodical read-back of configuration registers
		WWDG_FM_002				T	-	-	
		WWDG_FM_003	Data/address wrong values during WWDG accesses by application software by APB bus	Bus: No or continuous arbitration	No access to WWDG status/configuration registers by application software APB bus lock	P	-	-	
	CONFIG REGISTERS	WWDG_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong WWDG configuration leading to watchdog disable	P	-	-	WDG_SM_0: Periodical read-back of configuration registers CPU_SM_5: External watchdog
		WWDG_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	CONFIG REGISTERS	WWDG_FM_006	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong WWDG configuration leading to watchdog unexpected intervention	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		WWDG_FM_007		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	PRESCALER	WWDG_FM_008	Wrong or missing counter/compare function management	CPU registers, RAM: DC fault model for data and addresses	Watchdog inability to generate reset signal under the related condition (missing trigger by application software)	P	-	-	CPU_SM_5: External watchdog
		WWDG_FM_009		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		WWDG_FM_010		CPU registers, RAM: DC fault model for data and addresses	Unexpected reset signal generation	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		WWDG_FM_011		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RTC	APB ITF	RTC_FM_001	Data/address wrong values during RTC accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to RTC status/configuration registers by application software	P	-	-	RTC_SM_0: Periodical read-back of configuration registers
		RTC_FM_002				T	-	-	
		RTC_FM_003		Bus: No or continuous arbitration	No or wrong access to RTC status/configuration registers by application software APB bus lock	P	-	-	
	CONFIG REGISTERS	RTC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong RTC configuration leading to wrong date/time readings	P	-	-	RTC_SM_0: Periodical read-back of configuration registers
		RTC_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		RTC_FM_006		CPU registers, RAM: DC fault model for data and addresses	Wrong RTC configuration leading to missing RTC-based interrupt generation	P	-	-	
		RTC_FM_007		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	BACKUP REGISTERS	RTC_FM_008	Wrong backup register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong values for data stored in backup registers	P	-	-	RTC_SM_2: Data redundancy methods on backup registers
		RTC_FM_009		CPU registers, RAM: change of information caused by soft-errors		T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RTC	COUNT SECTION	RTC_FM_010	Wrong clock source selection	CPU registers, RAM: DC fault model for data and addresses	Date and/or time wrongly updated	P	-	-	RTC_SM_1: Application check of running RTC
		RTC_FM_011	Wrong time counting function	CPU registers, RAM: DC fault model for data and addresses		P	-	-	
		RTC_FM_012		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		RTC_FM_013		CPU registers, RAM: DC fault model for data and addresses	Missing RTC-based interrupt generation	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		RTC_FM_014		CPU registers, RAM: DC fault model for data and addresses	Continuous or unintended RTC-based interrupt generation	P	-	-	RTC_SM_1: Application check of running RTC NVIC_SM_1: Expected and unexpected interrupt check by application software
	TIMESTAMP	RTC_FM_015	Wrong timestamp acquisition function	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing acquisition of timestamp event	P	-	-	RTC_SM_3: Application-level measures to detect failures in timestamps/event capture
		RTC_FM_016		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	32 kHz XTAL	RTC_FM_017	Wrong, unstable or missing oscillation frequency	Analog I/O: DC fault model	Date and/or time wrongly updated	T	-	-	RTC_SM_1: Application check of running RTC

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
EXTI	APB ITF	EXTI_FM_001	Data/address wrong values during EXT-INT accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to EXT-INT peripheral by application software	P	-	-	EXTI_SM_0: Periodical read-back of configuration registers
		EXTI_FM_002				T	-	-	
		EXTI_FM_003	Timeout or no arbitration in EXT-INT APB interface	Bus: No or continuous arbitration	No access to EXT-INT peripheral by application software APB bus lock	P	-	-	
	REGISTERS	EXTI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Missing external/internal interrupt generation Missing software interrupt generation	P	-	-	
		EXTI_FM_005		CPU registers, RAM: change of information caused by soft-errors	Missing external/internal interrupt generation	T	-	-	
	-	EXTI_FM_006	Failure in masking and/or edge detection circuits	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing interrupt generation for internal hardware source	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		EXTI_FM_007				T	-	-	
		EXTI_FM_008	Continuous or unintended interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software CPU_SM_1: Control flow monitoring in application software
SYSCFG	APB ITF	SYSCFG_FM_001	Data/address wrong values during SYSCFG accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to SYSCFG peripheral by application software	P	-	-	SYSCFG_SM_0: Periodical read-back of configuration registers
		SYSCFG_FM_002				T	-	-	
		SYSCFG_FM_003	Timeout or no arbitration in SYSCFG APB interface	Bus: No or continuous arbitration	No access to SYSCFG peripheral by application software	P	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SYSCFG	REGISTERS	SYSCFG_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong DMA channels settings	P	-	-	SYSCFG_SM_0: Periodical read-back of configuration registers
		SYSCFG_FM_005		CPU registers, RAM: change of information caused by soft-errors	Wrong interrupt configuration for GPIO Wrong management of pending interrupts Wrong Flash memory /RAM mapping Wrong Comparator settings	T	-	-	SYSCFG_SM_0: Periodical read-back of configuration registers NVIC_SM_1: Expected and unexpected interrupt check by application software
CRC	APB ITF	CRC_FM_001	Data/address wrong values during CRC accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to CRC peripheral by application software	P	-	-	CRC_SM_0: CRC self-coverage
		CRC_FM_002				T	-	-	
		CRC_FM_003	Timeout or no arbitration in CRC APB interface	Bus: No or continuous arbitration	No access to CRC peripheral by application software APB bus lock	P	-	-	CRC_SM_0: CRC self-coverage BUS_SM_0: Periodical software test for interconnections
	REGISTERS	CRC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong CRC computation due to wrong polynomial seed	P	-	-	CRC_SM_0: CRC self-coverage
		CRC_FM_005		CPU registers, RAM: change of information caused by soft-errors	Wrong CRC computed value	T	-	-	
	-	CRC_FM_006	Failures of CRC computation engine	CPU registers, RAM: DC fault model for data and addresses	Wrong CRC computed value	P	-	-	
		CRC_FM_007		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RCC	APB ITF	RCC_FM_001	Data/address wrong values during RCC accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to RCC peripheral by application software	P	-	-	CLK_SM_0: Periodical read-back of configuration registers
		RCC_FM_002				T	-	-	
		RCC_FM_003	Timeout or no arbitration in RCC APB interface	Bus: No or continuous arbitration	No access to RCC peripheral by application software APB bus lock	P	-	-	
	REGISTERS	RCC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	PLL/Clock sources wrong setting	P	-	-	CPU_SM_5: External watchdog CLK_SM_0: Periodical read-back of configuration registers
		RCC_FM_005		CPU registers, RAM: change of information caused by soft-errors	Clock stabilization-related interrupt wrong setting	T	-	-	
		RCC_FM_006		CPU registers, RAM: DC fault model for data and addresses	CSS clock security system disable	P	-	-	CLK_SM_0: Periodical read-back of configuration registers
		RCC_FM_007		CPU registers, RAM: change of information caused by soft-errors	Power and watchdog -related reset disable	T	-	-	
		RCC_FM_008		CPU registers, RAM: DC fault model for data and addresses	Missing or unintended peripheral reset	P	-	-	
		RCC_FM_009		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
		RCC_FM_010		CPU registers, RAM: DC fault model for data and addresses	Unintended enable or disable clock source for one or more peripherals	P	-	-	
		RCC_FM_011		CPU registers, RAM: change of information caused by soft-errors		T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RCC	CONTROL LOGIC	RCC_FM_012	Failure of reset control and distribution logic	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Missing or unintended peripheral reset	P	-	-	CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
		RCC_FM_013				T	-	-	
		RCC_FM_014	Failure of clock distribution logic		Unintended enable or disable clock source for one or more peripherals	P	-	-	
		RCC_FM_015				T	-	-	
Clocks	HSE oscillator	CLOCKS_FM_001	No clock signal	Clock: Incorrect frequency	No program execution	P	-	CLK_SM_1: CSS Clock Security System	CPU_SM_5: External watchdog
		CLOCKS_FM_002	Clock frequency lower than the specified one		Application software executed at lower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CLOCKS_FM_003	Clock frequency higher than the specified one		Application software executed at higher speed so with wrong timings				
		CLOCKS_FM_004	Jitter on clock frequency	Clock: Period jitter	Application software executed at wrong and non constant speed	P	-	-	CPU_SM_1: Control flow monitoring in application software CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
					Sporadic communication errors affecting communication peripherals				

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Clocks	RC 8 MHz oscillator	CLOCKS_FM_005	No clock signal	Clock: Incorrect frequency	No program execution	P	-	CLK_SM_1: CSS Clock Security System	CPU_SM_5: External watchdog
		CLOCKS_FM_006	Clock frequency lower than the specified one	Clock: Incorrect frequency	Application software executed at lower speed No communication over communication peripherals	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CLOCKS_FM_007	Clock frequency higher than the specified one	Clock: Incorrect frequency	Application software executed at higher speed so with wrong timings No communication over communication peripherals	P	-	-	CPU_SM_1: Control flow monitoring in application software
		CLOCKS_FM_008	Jitter on clock frequency	Clock: Period jitter	Application software executed at wrong and non constant speed Sporadic communication errors affecting communication peripherals	P	-	-	
	RC 14 MHz oscillator	CLOCKS_FM_009	No clock signal	Clock: Incorrect frequency	No program execution	P	-	CLK_SM_1: CSS Clock Security System	CPU_SM_5: External watchdog
		CLOCKS_FM_010	Clock frequency lower than the specified one		Application software executed at lower speed No communication over communication peripherals	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CLOCKS_FM_011			Application software executed at higher speed so with wrong timings No communication over communication peripherals	P	-	-	CPU_SM_1: Control flow monitoring in application software CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
		CLOCKS_FM_012	Jitter on clock frequency	Clock: Period jitter	Application software executed at wrong and non constant speed Sporadic communication errors affecting communication peripherals	P	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Clocks	PLL	CLOCKS_FM_013	No clock signal	Clock: Incorrect frequency	No program execution	P	-	CLK_SM_1: CSS Clock Security System	CPU_SM_5: External watchdog
		CLOCKS_FM_014	Clock frequency lower than the specified one		Application software executed at lower speed	P	-	-	CLK_SM_3: Internal clock cross-measure CLK_SM_2: Independent Watchdog
		CLOCKS_FM_015	Clock frequency higher than the specified one		Application software executed at higher speed so with wrong timings	P	-	-	CLK_SM_3: Internal clock cross-measure CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
		CLOCKS_FM_016	Jitter on clock frequency	Clock: Period jitter	Application software executed at wrong and non constant speed	P	-	-	CPU_SM_1: Control flow monitoring in application software CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
		CLOCKS_FM_016	Jitter on clock frequency	Clock: Period jitter	Sporadic communication errors affecting communication peripherals	P	-	-	CPU_SM_1: Control flow monitoring in application software CoU_4: End User must implement the required combination of safety mechanism/CoUs for each STM32 peripherals used in safety function(s) implementation
	PRESCALERS	CLOCKS_FM_017	No clock source selected	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No program execution	P	-	-	CPU_SM_5: External watchdog
		CLOCKS_FM_018	Wrong clock source selected or wrong prescaling operation		Application software executed at lower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CLOCKS_FM_019			Application software executed at higher speed so with wrong timings	P	-	-	CPU_SM_1: Control flow monitoring in application software
		CLOCKS_FM_019			No communication over communication peripherals	P	-	-	
		CLOCKS_FM_020			Sporadic perturbation of internal clock speed	T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Power	REG33TO18	POWER_FM_001	1.8 Voltage line value continuously above permitted specified range	Power supply: DC fault model	No program execution	P	-	-	VSUP_SM_2: Independent Watchdog VSUP_SM_3: Internal temperature sensor check
		POWER_FM_002	1.8 Voltage line value continuously below permitted specified range		Wrong program execution	P	-	-	VSUP_SM_1: Supply voltage internal monitoring (PVD) VSUP_SM_2: Independent Watchdog
		POWER_FM_003	1.8 Voltage line sporadic excursions outside of permitted specified range	Power supply: Drift and oscillation	External communication failures	P	-	-	
		POWER_FM_004	1.8 Voltage absent due to regulator unintended switch-off		No program execution	P	-	-	VSUP_SM_2: Independent Watchdog
	SWITCH	POWER_FM_005	Unintended interruption of Backup circuitry section supply	Analog I/O: DC fault model	RTC not working Backup registers contents compromised	P	-	-	RTC_SM_2: Data redundancy methods on backup registers RTC_SM_1: Application check of running RTC
		POWER_FM_006	Missing switch to VBAT supply for Backup circuitry section		RTC not working during no-power phase	P	-	-	CoU_3: Low power mode state must not be used in safety function(s) implementation
		POWER_FM_007			Backup registers contents compromised	P	-	-	RTC_SM_2: Data redundancy methods on backup registers CoU_3: Low power mode state must not be used in safety function(s) implementation
	CONTROL	POWER_FM_008	Missed switch to stop/low power mode	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No low power/stop state achievable	P	-	-	CPU_SM_1: Control flow monitoring in application software
		POWER_FM_009				T	-	-	
		POWER_FM_010	Unintended switch to Stop / Low power mode		No program execution	P	-	-	CPU_SM_5: External watchdog
		POWER_FM_011				T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Power	REGISTERS	POWER_FM_012	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Wrong power options settings	P	-	-	VSUP_SM_0: Periodical read-back of configuration registers CPU_SM_5: External watchdog
		POWER_FM_013		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	POR	POWER_FM_014	Missing release of reset at startup	Analog I/O: DC fault model	No program execution	P	-	-	CPU_SM_5: External watchdog
		POWER_FM_015	Unintended release of reset during operation			P	-	-	
		POWER_FM_016	Early release of reset during startup		Wrong CPU behaviour Wrong application software execution	P	-	-	CPU_SM_5: External watchdog CPU_SM_1: Control flow monitoring in application software
	PDR	POWER_FM_017	Missing release of reset at power-down		No program execution	P	-	-	CPU_SM_5: External watchdog
		POWER_FM_018	Unintended release of reset during operation		No program execution	P	-	-	
	PVD	POWER_FM_019	Failure in masking and/or edge detection circuits		No protection against voltage wrong values	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		POWER_FM_020	Unintended reset generation during operation		No program execution	P	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Debug MCU	APB ITF	DEBUG_FM_001	Data/address wrong values during DEBUGMCU accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to DEBUGMCU peripheral by application software	P	-	-	COMP_SM_0: Periodical read-back of configuration registers
		DEBUG_FM_002			No or wrong access to DEBUGMCU peripheral by application software APB bus lock	T	-	-	DBG_SM_0: Periodical read-back of configuration registers BUS_SM_0: Periodical software test for interconnections
		DEBUG_FM_003	Timeout or no arbitration in DEBUGMCU APB interface	Bus: No or continuous arbitration	No access to DEBUGMCU peripheral by application software APB bus lock	P	-	-	BUS_SM_0: Periodical software test for interconnections
	REGISTERS	DEBUG_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Unintended debug activation leading to no program execution (CPU halted)	P	-	-	DBG_SM_0: Periodical read-back of configuration registers
		DEBUG_FM_005		CPU registers, RAM: change of information caused by soft-errors	Internal timer stop counting Window watchdog disable	T	-	-	
	-	DEBUG_FM_006	Unintended debug activation generating CPU reset/Halt/Sleep	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No program execution	P	-	-	CPU_SM_5: External watchdog
		DEBUG_FM_007				T	-	-	
		DEBUG_FM_008	Wrong generation of internal debug signals controlling timers		Internal timer stop counting	P	-	-	ATIM_SM_1: 1002 for counting timers
		DEBUG_FM_009	Wrong generation of internal debug signals controlling window watchdog counter		Window watchdog disable	P	-	-	CPU_SM_5: External watchdog
		DEBUG_FM_010	Failures of debug internal logic		Mainly no effect (debug not used)	P	-	-	CPU_SM_5: External watchdog CoU_2: STM32F4 debug features must not be used in safety function(s) implementation
		DEBUG_FM_011				T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
beCAN	APB ITF	CAN_FM_001	Data/address wrong values during CAN accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to CAN peripheral by application software and/or DMA	P	-	-	CAN_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		CAN_FM_002	Data/address wrong values during CAN accesses by application software and/or DMA by APB bus			T	-	-	CAN_SM_2: Information redundancy techniques on messages, including End to End safing DMA_SM_4: DMA transaction awareness checks
		CAN_FM_003		Bus: No or continuous arbitration	No access to CAN peripheral by application software or DMA APB bus lock	P	-	-	CAN_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	CAN_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No CAN communication	P	-	-	CAN_SM_0: Periodical read-back of configuration registers
		CAN_FM_005		CPU registers, RAM: change of information caused by soft-errors	Incoming message lost due to wrong filtering RX buffer overrun due to missing interrupt generation	T	-	-	
	INTERRUPT CTRL	CAN_FM_006	Missing interrupt generation on receive/transmit data	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No CAN data processing by application software	P	-	-	CAN_SM_2: Information redundancy techniques on messages, including End to End safing NVIC_SM_1: Expected and unexpected interrupt check by application software
		CAN_FM_007			Missing transmission of CAN data RX mailbox overrun	T	-	-	
		CAN_FM_008	Continuous or unintended CAN interrupt request generation	Interrupt: no or continuous interrupt generation	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software
	OUTPUTS	CAN_FM_009	TX and/or RX signals wrong value, open or HIZ	Digital I/O: DC fault model	Wrong or missing CAN data received	P	-	CAN_SM_1: Protocol error signals	CAN_SM_2: Information redundancy techniques on messages, including End to End safing
					Wrong or missing CAN data transmitted				

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
beCAN	CONTROL	CAN_FM_010	Wrong data processing in receive/transmit processing control units	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Wrong or missing CAN data received	P	-	CAN_SM_1: Protocol error signals	CAN_SM_2: Information redundancy techniques on messages, including End to End safing
		CAN_FM_011			Wrong or missing CAN data transmitted	T	-		
		CAN_FM_012	Missed CAN wakeup on transmission/receive request		Missing CAN data received Missing CAN data transmitted	P	-	-	
	MAC	CAN_FM_013	Wrong message management into Rx/Tx mailboxes		Wrong or missing CAN messages received	P	-	-	
		CAN_FM_014			Wrong or missing CAN messages transmitted	T	-	-	
	INTERNAL RAM	CAN_FM_015	Wrong values in one or several bits in internal RAM buffer		Wrong or missing CAN messages received	P	-	-	
		CAN_FM_016			Wrong or missing CAN messages transmitted	T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
beCAN	-	CAN_FM_017	CAN communication affected by transmission errors	Data communication: transmission errors	Wrong CAN data received Wrong CAN data transmitted	P	-	-	CAN_SM_2: Information redundancy techniques on messages, including End to End safing
		CAN_FM_018	CAN communication affected by transmission repetition	Data communication: transmission repetitions		P	-	-	
		CAN_FM_019	CAN communication affected by transmission deletion	Data communication: transmission deletion		P	-	-	
		CAN_FM_020	CAN communication affected by transmission resequencing	Data communication: transmission resequencing	Message sent or received in wrong order	P	-	-	
		CAN_FM_021	CAN communication affected by transmission corruption	Data communication: transmission corruption	Wrong CAN data received Wrong CAN data transmitted	P	-	-	
		CAN_FM_022	CAN communication affected by transmission delay	Data communication: transmission delay	Wrong or missing CAN data received Wrong or missing CAN data transmitted	P	-	-	
		CAN_FM_023	CAN communication affected by transmission masquerading	Data communication: transmission masquerading	Unintended message reception	P	-	-	
Level shifters	V33/V18	LVLST_FM_001	Wrong level translation from V33 to V18 domain (and vice-versa)	Analog I/O: DC fault model	Wrong power configuration	P	-	-	CPU_SM_5: External watchdog
		LVLST_FM_002			Wrong clock configuration	P	-	-	
		LVLST_FM_003			Missing or wrong access to RTC functions (backup registers, calendar)	P	-	-	RTC_SM_1: Application check of running RTC RTC_SM_2: Data redundancy methods on backup registers

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
Level shifters	V18/VDDA	LVLSTHT_FM_004	Wrong level translation from V18 to VDDA domains (and vice-versa)	Analog I/O: DC fault model	Wrong ADC reading	P	-	-	ADC_SM_2: Range check by application software ADC_SM_3: Periodical software test for ADC
		LVLSTHT_FM_005			Wrong DAC signal generation	P	-	-	DAC_SM_1: DAC output loopback on ADC channel
Temperature sensor	-	TMP_FM_001	Wrong junction temperature sensing	Analog I/O: DC fault model	Junction temperature measure not accurate	P	-	-	TMP_SM_0: Plausibility check on temperature sensor value
CRS	APB ITF	CRS_FM_001	Data/address wrong values during CRS accesses by application software by APB bus	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to CRS peripheral by application software	P	-	-	CRS_SM_0: Periodical read-back of configuration registers
		CRS_FM_002		CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No or wrong access to CRS peripheral by application software	T	-	-	
		CRS_FM_003		Bus: No or continuous arbitration	No access to CRS peripheral by application software APB bus lock	P	-	-	
	REGISTERS	CRS_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	CRS misconfiguration CRS detection disable CRS thresholds wrong programming	P	-	-	
		CRS_FM_005	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors	-	T	-	-	
	INTERRUPT CTRL	CRS_FM_006	Missing interrupt generation on CRS detected clock timing violation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	No clock error detection reporting	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CRS_FM_007				T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
CRS	INTERRUPT CTRL	CRS_FM_008	Unintended interrupt generation on CRS detected clock timing violation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Unintended clock error detection reporting	P	-	CRS_SM_1: CRC check for clock frequency errors	-
		CRS_FM_009				T	-		-
		CRS_FM_010	Continuous or unintended CRS interrupt request generation	Interrupt: no or continuous interrupt generation		P	-		-
	CONTROL	CRS_FM_011	Wrong clock comparison leading to wrong error reporting/generation	CPU: Coding and execution including flag registers. Wrong coding or wrong execution	Unintended clock error detection reporting	P	-		-
		CRS_FM_012				T	-		-
		CRS_FM_013	Wrong clock comparison leading to missing error reporting/generation		No clock error detection reporting	P	-	-	CPU_SM_1: Control flow monitoring in application software CPU_SM_5: External watchdog
		CRS_FM_014				T	-	-	
	SD/SDIO/MMC	APB_ITF	SDMMC_FM_001	Data/address wrong values during SDMMC accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to SDMMC peripheral by application software and/or DMA	P	-	-
SDMMC_FM_002			Data/address wrong values during SDMMC accesses by application software and/or DMA by APB bus	T			-	-	SDMMC_SM_2: Information redundancy techniques on messages DMA_SM_4: DMA transaction awareness checks
SDMMC_FM_003				Bus: No or continuous arbitration	No access to SDMMC peripheral by application software or DMA APB bus lock	P	-	-	SDMMC_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
REGISTERS		SDMMC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No SDMMC communication	P	-	-	SDMMC_SM_0: Periodical read-back of configuration registers
		SDMMC_FM_005				T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SD/SDIO/MMC	INTERRUPT CTRL	SDMMC_FM_006	Missing interrupt generation on receive/transmit data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No SDMMC data processing by application software	P	-	-	SDMMC_SM_2: Information redundancy techniques on messages
		SDMMC_FM_007				T	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		SDMMC_FM_008	Continuous or unintended SDMMC interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software
	OUTPUTS	SDMMC_FM_009	TX and/or RX signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing SDMMC data received Wrong or missing SDMMC data transmitted	P	-	SDMMC_SM_1: Protocol error signals and information redundancy including hardware CRC	-
	CONTROL	SDMMC_FM_010	Wrong data processing in receive/transmit processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing SDMMC data received	P	-		-
		SDMMC_FM_011			Wrong or missing SDMMC data transmitted	T	-		-
		SDMMC_FM_012	Missed SDMMC wakeup on transmission/receive request		Missing SDMMC data received Missing SDMMC data transmitted	P	-		SDMMC_SM_2: Information redundancy techniques on messages
		SDMMC_FM_017	SDMMC communication affected by transmission errors	Data communication: transmission errors	Wrong SDMMC data received	P	-		
		SDMMC_FM_018	SDMMC communication affected by transmission repetition	Data communication: transmission repetitions	Wrong SDMMC data transmitted	P	-		
		SDMMC_FM_019	SDMMC communication affected by transmission deletion	Data communication: transmission deletion	Missing SDMMC data received Missing SDMMC data transmitted	P	-	SDMMC_SM_1: Protocol error signals and information redundancy including hardware CRC	SDMMC_SM_2: Information redundancy techniques on messages

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SD/SDIO/MMC	-	SDMMC_FM_020	SDMMC communication affected by transmission resequencing	Data communication: transmission resequencing	Message sent or received in wrong order	P	-	-	SDMMC_SM_2: Information redundancy techniques on messages
		SDMMC_FM_021	SDMMC communication affected by transmission corruption	Data communication: transmission corruption	Wrong SDMMC data received Wrong SDMMC data transmitted	P	-	SDMMC_SM_1: Protocol error signals and information redundancy including hardware CRC	
		SDMMC_FM_022	SDMMC communication affected by transmission delay	Data communication: transmission delay	Wrong or missing SDMMC data received Wrong or missing SDMMC data transmitted	P	-		
		SDMMC_FM_023	SDMMC communication affected by transmission masquerading	Data communication: transmission masquerading	Unintended message reception	P	-	-	
RNG	APB ITF	RNG_FM_001	Data/address wrong values during RNG accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to RNG peripheral by application software and/or DMA	P	-	-	RNG_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		RNG_FM_002	Data/address wrong values during RNG accesses by application software and/or DMA by APB bus	Bus: No or continuous arbitration	No or wrong access to RNG peripheral by application software and/or DMA	T	-	-	RNG_SM_1: RNG module entropy on-line tests
		RNG_FM_003			No access to RNG peripheral by application software or DMA APB bus lock	P	-	-	RNG_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
RNG	REGISTERS	RNG_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	RNG misconfiguration	P	-	-	RNG_SM_0: Periodical read-back of configuration registers
		RNG_FM_005	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	CONTROL	RNG_FM_006	Missing interrupt generation on receive/transmit data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No RNG true random data generation (i.e. single repetition)	P	-	-	RNG_SM_1: RNG module entropy on-line tests
		RNG_FM_007				T	-	-	
CRYPT	APB ITF	CRYPT_FM_001	Data/address wrong values during CRYPT accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to CRYPT peripheral by application software and/or DMA	P	-	-	CRYPT_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		CRYPT_FM_002	Data/address wrong values during CRYPT accesses by application software and/or DMA by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to CRYPT peripheral by application software and/or DMA	T	-	-	CRYPT_SM_1: Encryption/decryption collateral detection DMA_SM_4: DMA transaction awareness checks
		CRYPT_FM_003		Bus: No or continuous arbitration	No access to CRYPT peripheral by application software or DMA APB bus lock	P	-	-	CRYPT_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	CRYPT_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	CRYPT misconfiguration	P	-	-	CRYPT_SM_0: Periodical read-back of configuration registers
		CRYPT_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	INTERRUPT CTRL	CRYPT_FM_006	Missing interrupt generation on receive/transmit/processing data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No CRYPT data processing by application software and/or no CRYPT operation report	P	-	-	CRYPT_SM_2: Information redundancy techniques on messages to implement full End to End safing NVIC_SM_1: Expected and unexpected interrupt check by application software
		CRYPT_FM_007				T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
CRYPT	INTERRUPT CTRL	CRYPT_FM_008	Continuous or unintended CRYPT interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software
	CONTROL	CRYPT_FM_009	Wrong data processing in cypher/decypher processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong cypher operation	P	-	-	CRYPT_SM_1: Encryption/decryption collateral detection
		CRYPT_FM_010			Wrong decypher operation	T	-	-	CRYPT_SM_1: Encryption/decryption collateral detection
		CRYPT_FM_011			Message data corruption/alteration	P	-	-	CRYPT_SM_2: Information redundancy techniques on messages to implement full End to End safing
		CRYPT_FM_012				T	-	-	
	HASH	APB ITF	HASH_FM_001	Data/address wrong values during HASH accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to HASH peripheral by application software and/or DMA	P	-	-
HASH_FM_002			Data/address wrong values during HASH accesses by application software and/or DMA by APB bus	T			-	-	HASH_SM_1: HASH processing collateral detection DMA_SM_4: DMA transaction awareness checks
HASH_FM_003			Bus: No or continuous arbitration	No access to HASH peripheral by application software or DMA APB bus lock	P	-	-	HASH_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks	
REGISTERS		HASH_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	HASH misconfiguration	P	-	-	HASH_SM_0: Periodical read-back of configuration registers
		HASH_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
HASH	INTERRUPT CTRL	HASH_FM_006	Missing interrupt generation on receive/transmit/processing data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No HASH data processing by application software and/or no HASH operation report	P	-	-	HASH_SM_1: HASH processing collateral detection NVIC_SM_1: Expected and unexpected interrupt check by application software
		HASH_FM_007				T	-	-	
		HASH_FM_008	Continuous or unintended HASH interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software
	CONTROL	HASH_FM_009	Wrong data processing in cypher/decypher processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong HASH coding/encoding	P	-	-	HASH_SM_1: HASH processing collateral detection
		HASH_FM_010				T	-	-	
		HASH_FM_011			Message data corruption/alteration	P	-	-	
		HASH_FM_012				T	-	-	
DCMI	APB ITF	DCMI_FM_001	Data/address wrong values during DCMI accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to DCMI peripheral by application software and/or DMA	P	-	-	DCMI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		DCMI_FM_002	Data/address wrong values during DCMI accesses by application software and/or DMA by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to DCMI peripheral by application software and/or DMA	T	-	-	
		DCMI_FM_003		Bus: No or continuous arbitration	No access to DCMI peripheral by application software/DMA or APB bus lock	P	-	-	
	REGISTERS	DCMI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	DCMI misconfiguration	P	-	-	DCMI_SM_0: Periodical read-back of configuration registers
		DCMI_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	



Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
DCMI	CONTROL	DCMI_FM_006	No data video stream received or wrong format conversion	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing data stream received	P	-	DCMI_SM_1: DCMI video input data synchronization	-
		DCMI_FM_007	Data errors in received data stream		Wrong data in video stream received	T	-		-
LTDC	APB ITF	LTDC_FM_001	Data/address wrong values during LCD accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to LCD peripheral by application software and/or DMA	P	-	-	LCD_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		LTDC_FM_002	Data/address wrong values during LCD accesses by application software and/or DMA by APB bus			T	-	-	
		LTDC_FM_003		Bus: No or continuous arbitration	No access to LCD peripheral by application software/DMA APB bus lock	P	-	-	
	REGISTERS	LTDC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	LCD misconfiguration	P	-	-	LCD_SM_0: Periodical read-back of configuration registers
		LTDC_FM_005	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	CONTROL	LTDC_FM_006	Wrong LCD signal generation/coding	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong LCD image	P	-	-	LCD_SM_1: LCD acquisition by ADC channel
		LTDC_FM_007			Glitch in LCD image	T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FMC	APB ITF	FMC_FM_001	Data/address wrong values during DCMI accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to DCMI peripheral by application software and/or DMA	P	-	-	-
		FMC_FM_002	Data/address wrong values during DCMI accesses by application software by APB bus			T	-	-	-
		FMC_FM_003	Data/address wrong values during DCMI accesses by application software and/or DMA by APB bus	Bus: No or continuous arbitration	No access to DCMI peripheral by application software/DMA APB bus lock	P	-	-	-
	REGISTERS	FMC_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	Misconfiguration leading to: – wrong application data – wrong application software execution	P	-	-	-
		FMC_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	-
	CONTROLLER	FMC_FM_006	Instruction read form wrong address and/or error in instruction code read	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong application software execution	P	-	FSMC_SM_3: ECC engine on NAND interface in FSMC module	FSMC_SM_0: Control flow monitoring in application software FSMC_SM_1: Information redundancy on external memory connected to FSMC
		FMC_FM_007				T	-		
		FMC_FM_008	Data read/write from/to wrong address and/or data value read/write error		Wrong application data	P	-		
		FMC_FM_009				T	-		
	ECC engine	FMC_FM_010	Wrong data decoding without error reporting		Wrong application software execution	P	-	-	
		FMC_FM_011			Wrong application data	T	-	-	
		FMC_FM_012	Unintended or continuous error detection interrupt generation		Unintended error reporting	P	-	-	CoU_1: The reset condition of Arm® Cortex® M4 CPU must be compatible as valid safe state at system level
		FMC_FM_013				T	-	-	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
FMC	OUTPUTS	FMC_FM_014	FMC connection signals wrong value, open or HiZ	Digital I/O: DC fault model	Misconfiguration leading to: - wrong application data - wrong application software execution	P	-	-	FSMC_SM_0: Control flow monitoring in application software FSMC_SM_1: Information redundancy on external memory connected to FSMC
DSI	APB ITF	DSI_FM_001	Data/address wrong values during LCD accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to LCD peripheral by application software and/or DMA	P	-	-	DSI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		DSI_FM_002	Data/address wrong values during LCD accesses by application software and/or DMA by APB bus	Bus: No or continuous arbitration	No access to LCD peripheral by application software/DMA APB bus lock	P	-	-	
		DSI_FM_003				P	-	-	
	REGISTERS	DSI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	DSI interface misconfiguration leading to no image	P	-	-	DSI_SM_0: Periodical read-back of configuration registers
		DSI_FM_005	Wrong configuration register(s) value	CPU registers, RAM: change of information caused by soft-errors	DSI interface misconfiguration leading to no image	T	-	-	
	CONTROL	DSI_FM_006	Wrong DSI data stream generation/coding	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing image on DSI connected device	P	-	DSI_SM_1: Protocol error signals and information redundancy including hardware checksums	-
		DSI_FM_007			Wrong image on DSI connected device	T	-		-
	OUTPUTS	DSI_FM_008	DSI signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing image on DSI connected device	P	-		-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
ETH	APB ITF	ETH_FM_001	Data/address wrong values during ETH accesses by application software and/or DMA by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to ETH peripheral by application software and/or DMA	P	-	-	ETH_SM_0: Periodical read-back of configuration registers
		ETH_FM_002				T	-	-	ETH_SM_2: Information redundancy techniques on messages, including End to End safing DMA_SM_4: DMA transaction awareness checks
		ETH_FM_003	Timeout or no arbitration in ETH APB interface	Bus: No or continuous arbitration	No access to ETH peripheral by application software or DMA APB bus lock	P	-	-	ETH_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	ETH_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No ETH communication	P	-	-	ETH_SM_0: Periodical read-back of configuration registers
		ETH_FM_005		CPU registers, RAM: change of information caused by soft-errors		T	-	-	
	BAUD GENERATOR	ETH_FM_006	Wrong or missing clock generation	CPU coding and execution including flag registers: Wrong coding or wrong execution	No ETH data processing by application software Missing transmission of ETH data	P	-	-	ETH_SM_2: Information redundancy techniques on messages, including End to End safing
	INTERRUPT CTRL	ETH_FM_007	Missing interrupt generation on receive/transmit data			CPU coding and execution including flag registers: Wrong coding or wrong execution	No ETH data processing by application software Missing transmission of ETH data ETH receive buffer overrun	T	-
		ETH_FM_008							
		ETH_FM_009	Continuous or unintended ETH interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
ETH	OUTPUTS	ETH_FM_010	MDC and/or MIO signals wrong value, open or HiZ	Digital I/O: DC fault model	Missing or wrong ETH data communication	P	-	ETH_SM_1: Protocol error signals including hardware CRC	-
		ETH_FM_011	MII signals wrong value, open or HiZ			P	-		-
	CONTROL	ETH_FM_012	Wrong data processing in receive/transmit processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing ETH data received	P	-		ETH_SM_2: Information redundancy techniques on messages, including End to End safing
		ETH_FM_013				T	-		
	FIFOS	ETH_FM_014	Single or multiple bit errors in Rx/Tx FIFO cells	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing ETH data transmitted	P	-		-
		ETH_FM_015		CPU registers, RAM: change of information caused by soft-errors		T	-		-
	CRC CONTROLLER	ETH_FM_016	Wrong CRC computation for outgoing message	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong CRC field in outgoing message	P	-		-
		ETH_FM_017				P	-		-
		ETH_FM_018	Wrong CRC computation for incoming message		CRC mismatch in well-received message	P	-		-
		ETH_FM_019				P	-		-
		ETH_FM_020	CRC error reporting disable		CRC error protection disable	P	-	-	ETH_SM_2: Information redundancy techniques on messages, including End to End safing
		ETH_FM_021	Unintended CRC error reporting		CRC error propagated so system will switch in safe state	P	-	ETH_SM_1: Protocol error signals including hardware CRC	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
ETH	-	ETH_FM_022	ETH communication affected by transmission errors	Data communication: transmission errors	Wrong ETH data received Wrong ETH data transmitted	P	-	ETH_SM_1: Protocol error signals including hardware CRC	-
		ETH_FM_023	ETH communication affected by transmission repetitions	Data communication: transmission repetitions		P	-		ETH_SM_2: Information redundancy techniques on messages, including End to End safing
		ETH_FM_024	ETH communication affected by transmission deletion	Data communication: transmission deletion		P	-		-
		ETH_FM_025	ETH communication affected by transmission resequencing	Data communication: transmission resequencing	ETH data received in wrong sequence ETH data transmitted in wrong sequence	P	-		-
		ETH_FM_026	ETH communication affected by transmission corruption	Data communication: transmission corruption	Wrong ETH data received Wrong ETH data transmitted	P	-		
		ETH_FM_027	ETH communication affected by transmission delay	Data communication: transmission delay	Wrong or missing ETH data received Wrong or missing ETH data transmitted	P	-		ETH_SM_2: Information redundancy techniques on messages, including End to End safing
		ETH_FM_028	ETH communication affected by transmission masquerading	Data communication: transmission masquerading	Wrong ETH message received in multimaster network	P	-		
QUADSPI	APB ITF	QSPI_FM_001	Data/address wrong values during QSPI accesses by application software and/or DMA by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to QSPI peripheral by application software and/or DMA	P	-	-	QSPI_SM_0: Periodical read-back of configuration registers
		QSPI_FM_002				T	-	-	QSPI_SM_2: Information redundancy techniques on messages DMA_SM_4: DMA transaction awareness checks
		QSPI_FM_003	Timeout or no arbitration in QSPI APB interface	Bus: No or continuous arbitration	No access to QSPI peripheral by application software or DMA APB bus lock	P	-	-	QSPI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
QUADSPI	REGISTERS	QSPI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No QSPI communication	P	-	-	QSPI_SM_0: Periodical read-back of configuration registers
		QSPI_FM_005		CPU registers, RAM: Change of information caused by soft-errors		T	-	-	
	BAUD GENERATOR	QSPI_FM_006	Wrong or missing clock generation	CPU coding and execution including flag registers: Wrong coding or wrong execution		P	-	-	QSPI_SM_2: Information redundancy techniques on messages
	INTERRUPT CTRL	QSPI_FM_007	Missing interrupt generation on receive/transmit data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No QSPI data processing by application software	P	-	-	QSPI_SM_2: Information redundancy techniques on messages NVIC_SM_1: Expected and unexpected interrupt check by application software
		Missing transmission of QSPI data							
		QSPI_FM_008			No QSPI data processing by application software	T	-	-	-
					Missing transmission of QSPI data				
			QSPI receive buffer overrun						
	QSPI_FM_009	Continuous or unintended QSPI interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software NVIC_SM_1: Expected and unexpected interrupt check by application software	

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
QUADSPI	OUTPUTS	QSPI_FM_010	MISO and/or MOSI signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing QSPI data received	P	-	QSPI_SM_1: Protocol error signals including hardware CRC	QSPI_SM_2: Information redundancy techniques on messages
		QSPI_FM_011	SCLK signals wrong value, open or HiZ		Wrong or missing QSPI data transmitted	P	-		
		QSPI_FM_012			Missing QSPI data communication	P	-		
	CONTROL	QSPI_FM_013	Wrong data processing in receive/transmit processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing QSPI data received	P	-		
		QSPI_FM_014			Wrong or missing QSPI data transmitted	T	-		
		QSPI_FM_015	Wrong NSS management		Wrong or missing data received/transmitted in multimaster network	P	-	-	
		QSPI_FM_016			Wrong or missing data received/transmitted in multimaster network	T	-	-	
	FIFOS	QSPI_FM_017	Single or multiple bit errors in Rx/Tx FIFO cells	CPU registers, RAM: DC fault model for data and addresses	Wrong or missing QSPI data received	P	-	QSPI_SM_1: Protocol error signals including hardware CRC	-
		QSPI_FM_018		CPU registers, RAM: Change of information caused by soft-errors	Wrong or missing QSPI data transmitted	T	-	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
QUADSPI	CRC CONTROLLER	QSPI_FM_019	Wrong CRC computation for outgoing message	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong CRC field in outgoing message	P	-	-	-
		QSPI_FM_020				P		-	-
		QSPI_FM_021	Wrong CRC computation for incoming message		CRC mismatch in well-received message	P	-	-	-
		QSPI_FM_022				P	-	-	-
		QSPI_FM_023	CRC error reporting disable		CRC error protection disable	P	-	-	QSPI_SM_2: Information redundancy techniques on messages
		QSPI_FM_024	Unintended CRC error reporting		CRC error propagated so system will switch in safe state	P	-	QSPI_SM_1: Protocol error signals including hardware CRC	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
QUADSPI	-	QSPI_FM_025	QSPI communication affected by transmission errors	Data communication: transmission errors	Wrong QSPI data received	P	-	-	-
		QSPI_FM_026	QSPI communication affected by transmission repetitions	Data communication: transmission repetitions	Wrong QSPI data transmitted	P	-	-	QSPI_SM_2: Information redundancy techniques on messages
		QSPI_FM_027	QSPI communication affected by transmission deletion	Data communication: transmission deletion	Missing QSPI data received Missing QSPI data transmitted	P	-	-	-
		QSPI_FM_028	QSPI communication affected by transmission resequencing	Data communication: transmission resequencing	QSPI data received in wrong sequence QSPI data transmitted in wrong sequence	P	-	-	-
		QSPI_FM_029	QSPI communication affected by transmission corruption	Data communication: transmission corruption	Wrong QSPI data received Wrong QSPI data transmitted	P	-	-	-
		QSPI_FM_030	QSPI communication affected by transmission delay	Data communication: transmission delay	Wrong or missing QSPI data received Wrong or missing QSPI data transmitted	P	-	-	QSPI_SM_2: Information redundancy techniques on messages
		QSPI_FM_031	QSPI communication affected by transmission masquerading	Data communication: transmission masquerading	Wrong QSPI message received in multimaster network	P	-	-	-

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SAI	APB ITF	SAI_FM_001	Data/address wrong values during SAI accesses by application software by APB bus	CPU coding and execution including flag registers: Wrong coding or wrong execution	No or wrong access to SAI peripheral by application software and/or DMA	P	-	-	SAI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
		SAI_FM_002	Data/address wrong values during SAI accesses by application software and/or DMA by APB bus			T	-	-	DMA_SM_4: DMA transaction awareness checks
		SAI_FM_003		Bus: No or continuous arbitration	No access to SAI peripheral by application software or DMA APB bus lock	P	-	-	SAI_SM_0: Periodical read-back of configuration registers DMA_SM_4: DMA transaction awareness checks
	REGISTERS	SAI_FM_004	Wrong configuration register(s) value	CPU registers, RAM: DC fault model for data and addresses	No SAI communication	P	-	-	SAI_SM_0: Periodical read-back of configuration registers
		SAI_FM_005		CPU registers, RAM: Change of information caused by soft-errors		T	-	-	-
	INTERRUPT CTRL	SAI_FM_006	Missing interrupt generation on receive/transmit data	CPU coding and execution including flag registers: Wrong coding or wrong execution	No SAI data processing by application software	P	-	-	SAI_SM_1: SAI output loopback scheme NVIC_SM_1: Expected and unexpected interrupt check by application software
		SAI_FM_007			No SAI data processing by application software	T	-	-	NVIC_SM_1: Expected and unexpected interrupt check by application software
		SAI_FM_008	Continuous or unintended SAI interrupt request generation	Interrupt: no or continuous interrupt	Application software flow perturbation Application software executed at slower speed	P	-	-	CPU_SM_1: Control flow monitoring in application software running on M4 CPU NVIC_SM_1: Expected and unexpected interrupt check by application software

Table 2. FMEA results - STM32F4 Series (continued)

Module	Submodule	Failure mode code	Potential failure mode		Potential effect(s) on the MCU	FM	Control		Recommended action(s)
			Detailed	IEC 61508			Prevention	Detection	
SAI	OUTPUTS	SAI_FM_009	TX and/or RX signals wrong value, open or HiZ	Digital I/O: DC fault model	Wrong or missing SAI data stream received	P	-	-	SAI_SM_2: 1oo2 scheme for SAI module SAI_SM_1: SAI output loopback scheme
	CONTROL	SAI_FM_010	Wrong data processing in receive/transmit processing control units	CPU coding and execution including flag registers: Wrong coding or wrong execution	Wrong or missing SAI data stream transmitted	P	-	-	
		SAI_FM_011			Wrong or missing SAI data stream received	T	-	-	
		SAI_FM_012			Wrong or missing SAI data stream transmitted	P	-	-	
		SAI_FM_017	SAI communication affected by transmission errors	Data communication: transmission errors	Missing SAI data received	P	-	-	
		SAI_FM_018	SAI communication affected by transmission repetitions	Data communication: transmission repetitions	Missing SAI data transmitted	P	-	-	
		SAI_FM_019	SAI communication affected by transmission deletion	Data communication: transmission deletion	Wrong SAI data received	P	-	-	
		SAI_FM_020	SAI communication affected by transmission resequencing	Data communication: transmission resequencing	Wrong SAI data transmitted	P	-	-	
		SAI_FM_021	SAI communication affected by transmission corruption	Data communication: transmission corruption	Message sent or received in wrong order	P	-	-	
		SAI_FM_022	SAI communication affected by transmission delay	Data communication: transmission delay	Wrong SAI data received	P	-	-	
		SAI_FM_023	SAI communication affected by transmission masquerading	Data communication: transmission masquerading	Wrong or missing SAI data received	P	-	-	
					Wrong or missing SAI data transmitted	P	-	-	
					Unintended message reception	P	-	-	

3 Revision history

Table 3. Document revision history

Date	Revision	Changes
14-Jun-2018	1	Initial release.
28-Jan-2019	2	Updated Table 2: FMEA results - STM32F4 Series .
21-Jun-2019	3	Updated functional safety documentation framework. Updated document title. Minor text edits across the whole document.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics International NV and its affiliates (“ST”) reserve the right to make changes corrections, enhancements, modifications, and improvements to ST products and/or to this document any time without notice.

This document is provided solely for the purpose of obtaining general information relating to an ST product. Accordingly, you hereby agree to make use of this document solely for the purpose of obtaining general information relating to the ST product. You further acknowledge and agree that this document may not be used in or in connection with any legal or administrative proceeding in any court, arbitration, agency, commission or other tribunal or in connection with any action, cause of action, litigation, claim, allegation, demand or dispute of any kind. You further acknowledge and agree that this document shall not be construed as an admission, acknowledgment or evidence of any kind, including, without limitation, as to the liability, fault or responsibility whatsoever of ST or any of its affiliates, or as to the accuracy or validity of the information contained herein, or concerning any alleged product issue, failure, or defect. ST does not promise that this document is accurate or error free and specifically disclaims all warranties, express or implied, as to the accuracy of the information contained herein. Accordingly, you agree that in no event will ST or its affiliates be liable to you for any direct, indirect, consequential, exemplary, incidental, punitive, or other damages, including lost profits, arising from or relating to your reliance upon or use of this document.

Disclosure of this document to any non-authorized party must be previously authorized by ST only under the provision of a proper confidentiality contractual arrangement executed between ST and you and must be treat as strictly confidential.

At all times you will comply with the following securities rules:

- Do not copy or reproduce all or part of this document
- Keep this document locked away
- Further copies can be provided on a “need to know basis”, Please contact your local ST Sales Office or document writer.

Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment, including, without limitation, the warranty provisions thereunder.

In that respect please note that ST products are not designed for use in some specific applications or environments described in above mentioned terms and conditions.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

Information furnished is believed to be accurate and reliable. However, ST assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved